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DEVELOPMENT OF A GENERIC PDA-BASED CONTROL MECHANISM
FOR IN-HOUSE FABRICATED MINIATURE SENSORS
SUNNY KEDIA
ABSTRACT
A novel method of controlling miniature sensors using Handspring Visor Prism PDA has
been implemented. A generic motherboard was developed to map the data and address lines from
the Visor onto a Complex Programmable Logic Device (CPLD) to provide basic electrical signals
to the sensor board. The sensor board housed the sensor and contained application specific
circuitry. The PDA, the motherboard, and the sensor board completed the control mechanism for
the sensor. Miniature sensors and PDA based control mechanism scaled down the size of the
complete system making the unit portable. This unit facilitated a faster analysis of data on field.
Two applications were targeted: Flurometer (bio-sensor) and Corner Cube Retroreflector (CCRoptical sensor for communication).

A sensor board was developed to control a thermally

regulated fluorometer undergoing the Nuclei Acid Synthesis Based Amplification (NASBA)
process, which detected the fluorescence from the solution containing target RNA. NASBA runs
were conducted using solution containing K. brevis- Red tide organisms to validate the interface
of the PDA with a fluorometer. Real time fluorescence plot over time was obtained on the PDA
indicating presence/absence of the target RNA; thus, it successfully interfaced the PDA with the
fluorometer. Additionally, a sensor board was developed to control the electrostatic actuation
mechanism of the MEMS based CCR. Efforts were made to fabricate the vertical mirrors of CCR
using wet and dry fabrication techniques.

viii

CHAPTER 1
INTRODUCTION AND TOOLS FOR PROJECT
1.1 Introduction
Personal Digital Assistants (PDA) have been in use for a long time, however due to their
limited capabilities their role was limited to data organizers. Technological advances encouraged
PDA manufacturers to continually enhance the features of PDA’s. This resulted in enhanced
display capabilities and features comparable to Personal Computers (PC) or laptops. The
increased functionality of the PDA, combined with features like portability, low cost and low
power consumption, makes it an attractive device for numerous sensor applications [1, 2, 3, 4, 5].
Simultaneous rapid advances in the field of MEMS have resulted in miniaturizations of sensors
[6]. Sensors have been scaled down to sizes comparable to a human hair. Controlling sensors of
such dimensions produced demands for additional and crucial research topics [7]. Presently, most
of the communication and control of the MEMS sensors is achieved by connecting them through
the World Wide Web or network based setups and custom electronics [8, 9, 10] this produces a
cumbersome system. PDA based control mechanism for heated fluorometer presented here scaled
down the complete system and presented a novel human interface.
The Handspring Visor PDA operates on Palm Operating System (OS). This PDA
employs a plug and play slot using a PCMCIA-style connector providing a fast and direct
interface to the Handspring microprocessor’s data and address lines [11, 12]. A primary Printed
Circuit Board (PCB) was designed to route the PDA address into a programmable logic device. A
secondary PCB housing the sensor is mounted on the primary board. Thus, the complete system
containing

the

sensor

and

its

control

mechanism
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is

available

in

a

compact

package. This control mechanism for the sensors would be extremely beneficial for those who
need to study the sensor response in the field. For example, a soldier or scientist can carry the
complete system and immediately obtain the response of a bio sensor interfaced with the PDA.
The PDA also has the built-in capability of infrared communication, thereby, providing an option
of short-range wireless communication [11].
1.2 State of the Art
Software such as Codewarrior, Appforge and NSBasic are being utilized to create
applications for handheld devices [13]. Researchers working in Palm programming have
developed several applications that improve the capabilities of the PDA. Current PDA’s
incorporated the features of a cellular phone and includes video games as part of their organizer
capabilities [7]. Similarly research is in progress to control different objects such as a robot and a
car using a PDA [2, 14]. PDA’s are also extremely popular among doctors and biologists as they
provide a plethora of instantaneous information at any location. Off-the-shelf industry based
components were selected and integrated to form a portable chemical biological sensors [3]. Palm
Sens has launched a handheld bio sensor for electrochemical analysis of various biological
samples [4]. The introduction of Springboard module from Handspring opened an avenue for
developing in-house handheld control interface for sensors. The latest product from National
Instrument is a PDA that uses Labview software. The PDA can be integrated with a PCMCIA
DAQCard of series 6062E/6024E/6036E [15]. Currently, numerous sensor control mechanisms
are being operated on Labview. The upcoming of the Labview PDA will make it easier to create a
PDA based control mechanism for the sensors.
1.3 Thesis Organization
The thesis is divided into five chapters. The tools selected for developing applications on
the Handspring Visor Prism are briefly discussed in chapter one. Chapter two describes the
procedure for developing an application on the PDA, and outlines the application developed to
communicate with the Springboard address lines of the PDA. Chapter three details the primary
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PCB board, called “motherboard,” that is used to map the memory address of the PDA and to
provide basic electrical signals to the sensor board. Chapters four and five discuss the
development of the secondary PCB board called “daughterboard”. Chapter four describes the
board developed and the interface developed for a heated fluorometer to perform a NASBA
reaction. Results from experimental NASBA are also shown and discussed in detail. Chapter five
discusses the daughterboard developed for interfacing a Corner Cube Retroreflector (CCR). The
board development and fabrication technique employed for developing the CCR is mentioned in
brief.
1.4 Handspring Visor Prism
The handheld selected from the Handspring Visor series is the “Visor Prism” as shown in
Figure 1.1. The Visor was the first PDA to have the Springboard port that provides the internal
microprocessor data and address buses available to the designer. The Handspring Visor operates
on Motorola MC68VZ328 Dragonball -VZ processor (33MHz) and is capable of supporting 16
bit color using Palm OS [12]. The memory available for the Visor is 8MB of DRAM and 2MB of
masked ROM; i.e. the memory cannot be upgradeable as a whole and must use patches [16, 17].
The Visor comes with a Palm OS 3.5 as a standard operating system. The OS contains standard
Palm OS application and general utility applications such as address book, calculator, and
datebook.

3

LCD screen

USB Cradle

Applications

Buttons

Springboard expansion slot
Figure 1.1: Image of Handspring Visor Prism and the cradle

1.4.1 Electrical and Mechanical Characteristics
The Handspring Visor has a Motorola processor, LCD screen, and other components
packed in a single case. A cradle can synchronize the handheld and the computer data through a
USB cable. Figure 1.1 represents is the digital image of the cradle. The Visor can be housed in a
cradle so that when the hotsync button is pressed, data can be synchronized between the desktop
and the PDA [18, 19].
The Visor is powered by Li-Ion 1550mAH (non removable) batteries and supplies 3.5V
when completely charged. Due to its high battery capacity, the Visor is capable of handling loads
up to 100mA [16]. The system performs three different actions to warn the user of low battery
condition. The final warning will shut down the unit to protect the data.
The first level of warning occurs at 2.4V, which gives a mild warning and as the battery
voltage decrease the warning becomes severe. The second warning level is the critical threshold;
this is divided into software and hardware critical threshold. The hardware critical threshold
occurs before the software. The hardware critical threshold issues a LOWBAT* signal to the

4

Springboard. After this signal, the power to the Springboard is removed and the buffers driving
the Springboard are disabled. Power strength should be considered before inserting a Springboard
module into the Handspring. The software critical warning occurs if the operating system turns
the handheld off without warning. This protects the data stored and doesn’t allow the user to turn
on the handheld until fully charged [16, 17, 18].
One of the differentiating features of the Handspring Visor from the other available
handhelds is the Springboard module slot. Through the Springboard module, parallel
communication is possible with external hardware devices. Typically other PDA’s communicate
with external devices using slower serial data communication methods.
1.5 Springboard Expansion Slot
Handspring developed the Springboard expansion slot with plug and play functionality.
This enabled the PDA to be plugged with numerous Springboard modules containing various
software or hardware related applications. The modules can be removed anytime without causing
any damage to the PDA [20, 25]. Companies such as Intel, Motorola and others made custom
Springboard modules for specific applications: games, global positioning systems and wireless
internet connections. For the Springboard module, Handspring modified the software by creating
extensions to the standard Palm OS. The extensions could detect the Springboard module, load
appropriate application stored in the module, and cleanly remove the software when the module is
removed. A PCMCIA connector was used to connect custom made hardware [1, 8]. For the
present applications, a generic motherboard was designed that fits into the Springboard expansion
slot. Following this, a daughterboard for a specific sensor is created and housed on the
motherboard.
1.5.1 Software Development using Springboard
Application software developed on the Springboard module can be “executed in place”
i.e. the Palm OS does not load the application into the internal memory. Instead it jumps directly
to the appropriate code and executes it. The application can also be executed by loading it into the
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Handspring internal memory. Software on the Springboard has a “welcome application” as a
“handshaking” event. Next is the “setup application”, which is similar to an executable file in
Windows as it directs the setup procedure [10]. Various application levels can be stored on the
Springboard, ranging from simple application as a dictionary to a complex one such as imaging
software. For complex software, the Palm OS may need to download drivers to run the particular
software. Metrowerks Codewarrior has the capability of writing applications on the Springboard
module. The Codewarrior makes use of utilities provided by Handspring to develop the
application. The header file “hsext.h” contains the entire Application Programming Interface
(API) pertaining to the Springboard module development [12, 18].
1.5.2 Architecture and Memory Management of the Springboard Expansion Slot
The Springboard expansion connector is a 68 pin PCMCIA connector. The expansion slot
provides a slave-only interface for expanding the capabilities of the main handheld unit. This slot
supports hot swapping via buffers and transceivers; otherwise, it functions as if directly connected
to the host CPU bus.

Various Springboard expansion modules can be connected and

disconnected at any time. Once the module is inserted, the hardware is automatically configured
making the features available instantly. The signal of address, data, and control lines of the
Springboard are mapped onto the CPU via buffer and transceivers. Figure 1.2 illustrates the
mapping of the Springboard module memory on the handheld memory. CS0* and CS1* are the
two chip select lines (active low), which serve as output lines to the Springboard module. When a
Springboard expansion is inserted, up to 16MB of additional address space is assigned to each
chip select. The memory size of each chip select line is programmable using the API provided by
Handspring [12].
1.5.3 Electrical Characteristics of the Springboard Module
Table 1.1 provides the DC electrical characteristics of the Visor. It is capable of
providing 3.0 V at 100mA when running at full capacity for three hours. It consumes three orders
of magnitude lower current while operating at standby mode. When positioned on the cradle, it is
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capable of providing 500mA at 5V. The input and the output high and low voltages of the
Handspring Visor are in accordance with the voltages from the typical low power CPLD and
Field Programmable Gate Array FPGA (available from different vendors such as Xilinx, Amtel
and Cypress semiconductors). Portable sensors generally require very low current to operate;
thus, the PDA serves as an appropriate powerhouse for these sensors.

Figure 1.2: Architecture of the Springboard module [12]
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Table 1.1: Electrical characteristics of the Visor [12]
Symbol

Parameter

Min

Max

Unit

Vcc

Supply Voltage

3.0

3.6

V

Ic

Operating Current

-

100

mA

Is

Standby Current

10

100

µA

Vdock

Docking Voltage

4.75

6.2

V

Idock

Docking Current

-

500

mA

Vih

Input High Voltage

2.0

Vcc + 0.5

V

Vio

Input Low Voltage

0.0

0.8

V

Voh

Output High Voltage

2.4

Vcc + 0.5

V

Vol

Output Low Voltage

0.0

0.4

V

1.5.4 Pin Out Description of the Springboard Module
The characteristics of Springboard module pins are summarized in Table 1.2. The asterisk
(*) indicates that the signal is active low and “x” indicates that it is hexadecimal data.
Card detect (CD1*, CD2*): These are the module detect signals, which signal the CPU
when active by sending an interrupt once the module has been inserted. Once the CPU receives
the signal from the interrupt, it provides power to the module.
Chip select (CS0*, CS1*): These two provided chip select pins select between the two
addressable memory regions on the Springboard module. The CS0* can access the external ROM
or Flash modules whereas the CS1* can access other peripheral devices. Chip select pins become
active when a read or write operation is performed on an external memory address range.
Address Bus (A23:A0): The Springboard provides a total range of 32MB address lines.
Each chip select is individually allocated 16MB which can be altered. The Handspring Visor
performs 16 bit read and write operation only to even addresses, causing A0 to continually
produce low conditions. The address bus is an input to the expansion module and is always driven
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by the Handspring. When the address bus is not in use for the Springboard module, it serves the
CPU by performing other operations.

Table 1.2: Pin out description of the Springboard module [12]
Pin Symbol I/O/P/PU
Description
Pin
Symbol
I/O/P/PU
Description
1
GND
P
Module ground 35
GND
P
Module ground
2
D3
I/O
Data bus
36
CD1*
O/PU
Card detect
3
D4
I/O
Data bus
37
D11
I/O
Data bus
4
D5
I/O
Data bus
38
D12
I/O
Data bus
5
D6
I/O
Data bus
39
D13
I/O
Data bus
6
D7
I/O
Data bus
40
D14
I/O
Data bus
7
CS0*
I
Chip select 0
41
D15
I/O
Data bus
8
A10
I
Address bus
42
CS1*
I
Chip select 1
9
OE*
I
Read enable
43
Reserved
Reserved
10
A11
I
Address bus
44
Reserved
Reserved
11
A9
I
Address bus
45
Reserved
Reserved
12
A8
I
Address bus
46
A17
I
Address bus
13
A13
I
Address bus
47
A18
I
Address bus
14
A14
I
Address bus
48
A19
I
Address bus
15
WE*
I
Write enable
49
A20
I
Address bus
16
IRQ*
O/PU
Interrupt request 50
A21
I
Address bus
17
VCC
P
Module vcc
51
VCC
P
Module vcc
18 VDOCK
P
Docking voltage 52
VDOCK
P
Docking voltage
19
A16
I
Address bus
53
A22
I
Address bus
20
A15
I
Address bus
54
A23
I
Address bus
21
A12
I
Address bus
55
Reserved
Reserved
22
A7
I
Address bus
56
Reserved
Reserved
23
A6
I
Address bus
57
Reserved
Reserved
24
A5
I
Address bus
58
RESET*
I
Module reset
25
A4
I
Address bus
59
Reserved
Reserved
26
A3
I
Address bus
60
MICI
Microphone 27
A2
I
Address bus
61
MIC+
I
Microphone +
28
A1
I
Address bus
62
Reserved
Reserved
29
A0
I
Address bus
63 LOWBAT*
I
Low Battery
30
D0
I/O
Data bus
64
D8
I/O
Data bus
31
D1
I/O
Data bus
65
D9
I/O
Data bus
32
D2
I/O
Data bus
66
D10
I/O
Data bus
33 Reserved
Reserved
67
CD2*
O/PU
Card detect
34
GND
P
Module ground 68
GND
P
Module ground

9

Data Bus (D15:D0): This 16 bit bi-directional data bus is capable of reading and writing
information. When not serving the Springboard expansion slots, it transfers data between the
CPU and the RAM.
Read Enable (OE*): When either the chip select or the OE pin is low, the module drives
the Springboard data bus at the particular even address indicated by the address bus. During this
read cycle the write enable pin is high.
Write Enable (WE*): The signal is similar to the read enable. When active, the
Handspring writes the data on the module at a particular address.
Docking Voltage (Vdock): This provides 4.75 - 6.2 V when placed on the PDA cradle.
The cradle allows for charging of the Handspring Visor Li-ion batteries. Vdock should never be
connected to VCC, as it can damage the PDA permanently.
Interrupt request (IRQ*): This is a serial active low signal from the Springboard module.
If not used properly, interrupts can cause fatal software errors to the Handspring.
Low Battery Warning (LOWBAT*): When the battery level drops below the hardware
threshold voltage, the LOWBAT* pin is active and the Handspring Visor no longer powers the
Springboard module. The module should be removed and re-inserted when the batteries are
charged.
1.5.5 Mechanical Specification of the Springboard Module
The Springboard expansion slot has a 68 pin PCMCIA connector with several keying
features [20]. The VCC and the GND pins of the Springboard expansion slot are longer than the
other pins and the card detect pin is smaller than all the other pins. This pin placement ensures
that the board is plugged in correctly and the other pins are not affected. Figure 1.3 illustrates the
68 pin connector. One needs to be careful while selecting the thickness of the motherboard since
there is not enough clearance at the bottom. A typical force of 1.5 -6 pounds should be applied
while inserting and extracting the board, therefore the PCB board components and the connectors
should be considered when designing a custom Springboard module.
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Figure 1.3: Architecture of the Handspring Visor Springboard slot [12]
1.5.6 Springboard Module from Pacific Microinstruments
Commercially available Springboard module, EXB-1 and FLASH-EXB-1 from Pacific
Microinstruments were employed for initial debugging of the I/O timing and code. Their
Springboard module contains jumpers and switches that provide users with different options for
hardware testing. The pins from the Springboard are routed to four 17 pin connectors: A, B, C
and D [21]. Probing these pins help in debugging the code written for the Springboard memory
address. Pacific Microinstruments provided the data sheet for the Springboard module illustrating
the routing of the pins1.
1.6 Palm OS
Palm OS is the most commonly used operating system for the handheld device. It differs
when compared to Macintosh and Windows; however, it includes data sharing and
communication capabilities with these OS [22, 23]. There are many constraints that the
programmer should consider while programming in Palm OS [12, 24, 25, 26, 27]. They include
the following:
Small Size Screen: The amount of information that can be displayed on the screen is
limited because of small screen size (160x160 pixels). Application developers should limit the
information provided to the user as overcrowding the screen could pose a problem.
Input Method: User can either write Graffiti® strokes or use the keyboard dialog
provided on the device using a special pen. Though these are useful methods for entering data,
they are not as convenient as using a keyboard or a mouse. Therefore the user may experience
1

These boards are no longer manufactured by Pacific Microinstruments
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difficulties while entering extensive data on the device. The best method is to provide the user
with a selection box to enter a limited amount of data.
Computational Power: The Palm OS receives its processing power from rechargeable Li
ion batteries of the Visor. The Palm OS is capable of performing small computational tasks;
however, intensive computational task should be compiled on the desktop and the data can then
be synchronized and stored on the handheld.
Memory: Storage space on the handheld is a concern while developing applications on
the Visor. The Handspring Visor has 8MB of dynamic memory and storage available. The
memory and power available is limited; thus, optimization is critical. Optimized space will
produce fast and efficient applications.
File System: To overcome constraints imposed by limited storage space and efficient
synchronization with the desktop, Palm OS does not use the typical file system. Instead, data is
stored in memory chunks called records, which are grouped into databases. A database is
analogous to a file, but data is broken down into multiple records instead of being stored in one
continuous chunk [26].
Response Time: Handheld devices are field devices. Portability and instant data
availability are the key features, making them popular with users as compared to desktop
computers. The applications should enable the user to navigate easily and facilitate speedy task
executions.
Synchronization of Data: Using the HotSync manager, the data on the PDA can be
synchronized with the data on the desktop.
User Interface Application Shell (UIAS): The Palm OS includes a pre-emptive
multitasking kernel. It has a UIAS, which invokes applications that display the user interface. The
UAIS runs only one application at a time. When an application is launched, it calls a subroutine;
the UAIS regains control once the subroutine quits. Subsequently, the UAIS launches the next
application in the queue as another subroutine.
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1.6.1 Comparison of Palm OS with other Handheld OS
Palm OS was developed by 3com, while Windows CE was developed by Microsoft [2 3,
24]. Numerous cell phone companies like Nokia and Ericsson have collaborated to use a different
operating system for their organizers such as Epoc. Palm OS has two major advantages over its
competitors: less memory requirement and less power consumption for the application to store
and execute. A comparison between Palm OS and other handheld operating systems is shown in
Table 1.3.
Table 1.3: Comparison between Palm OS and other handheld operating systems
Windows CE

Palm OS

Epoc

Consumes lot of memory

Consumes less memory

Consumes much memory

Slow Response time

Fast Response time

Slow Response time

Lot of applications

Very few applications

Similar to Windows

Several
applications
Low power
consumption
New to user

Toshiba and Compaq

Palm, Handspring, Sony

High Power consumption

Low power consumption
New to user
Nokia, Ericsson and Special team
(Symbian)

1.7 Conduits and HotSync Operation
The code that performs the synchronization between the PDA and the desktop are called
conduits. Once the HotSync button is pressed, the HotSync manager calls the conduits, which
synchronizes the data on the PDA. It is achieved either by downloading data on the PDA or
backing up data from the handheld to the desktop.
A conduit development kit (CDK) is available when using the Codewarrior. CDK can be
developed in numerous object oriented platforms such as C, C++ and Java. The CDK converts the
data and then makes it available to the user when synchronizing data [28]. Figure 1.4 illustrates a
simple process suggesting the flow of data from the handheld to the desktop and vice versa. To
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synchronize a particular database, a specific conduit needs to be written. The conduits are written
on the desktop in the *.dll format and act as a single piece of software that interacts with the other
programs to transfer data.
Desktop Application

Conduit (*.dll) format

Desktop Data sources

Hot Sync Manager

Palm OS Database

Palm OS Application

Figure 1.4: Block diagram for the flow of signals from Palm OS application to the desktop [24]
1.8 Codewarrior Integrated Development Environment (IDE) 8.0
Codewarrior enables software development by collecting related files in a project. It
integrates these files in a project and then compiles them as a unit [29, 30]. Individual files were
written to display a form in the Handspring. All form files are then integrated into a single file
unit by linking them together. The “PalmRezPostLinker” option links all the header, source, and
resource files together and compiles it either on the PDA or the emulator. The files in
Codewarrior are written in C, C++ or Java programming languages. This represents a powerful
software development tool used not only for developing software applications for the handheld
but also for any desired target. Table 1.4 compares Codewarrior with other available software for
application development on the handheld. As Codewarrior displays numerous advantages over its
counterparts, it was selected for developing applications on the handheld.
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Table 1.4: Comparison between Codewarrior and other development software
Codewarrior

NS Basic

App Forge

Programming in C/C++.

Programming in BASIC

Programming in Visual Basic

“Constructor” for ease in

Provides more than 180

Provides 18 special functions

programming to form GUI

inbuilt commands.

called “ingots”

Software compiles Code

Have built in Database

Programs run on Virtual Machine

directly under the PalmOS.

functions, Serial and

so it is slow and takes a lot of

Infrared I/O operations.

processor time.

More compatible with

Requires storing a runtime

Allows developers to integrate

PalmOS than PocketPC.

library in the target system

ActiveX controls in their
programs.

1.9 Palm OS Emulator
An emulator simulates the hardware using software on the PC. It emulates the
Handspring Visor Prism or any other PDA in software. The emulator appears and functions
exactly like the actual hardware: it fetches the instructions, handles the special registers, and
works with the interrupts in a similar fashion as the physical PDA. The code is executed on the
emulator, which permits to debug the code on the desktop computer. Because several PDA’s from
the same manufacturers have varied memory the emulator allows the user to choose the desired
memory size and the skin. Thus, it produces similar characteristics to a number of different
PDA’s. The mouse and keyboard perform any action on the emulator, similar to the stylus on the
PDA. The emulator provides additional debugging features, which aid in detecting any unsafe
application or debugging errors. One of the features lacking on the emulator includes a failure to
accommodate the external memory address of the Springboard address lines on the Handspring
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Visor Prism. Due to this limitation, any application accessing the Springboard address line will
cause an emulator error. The image of the emulator is shown in Figure 1.5.

Figure 1.5: Emulator for debugging the applications
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CHAPTER 2
APPLICATION DEVELOPMENT IN CODEWARRIOR
The previous chapter discussed the tools selected for developing an application on the
Handspring Visor Prism. Codewarrior was selected to write applications on a PDA operating on
Palm OS. The next step towards interfacing the sensor with the PDA includes producing
communication with the external Springboard address lines. This chapter discusses the features of
Codewarrior, the procedure for developing an application on the PDA and the application
“Read/Write Controller,” which was developed to communicate with external Springboard
address and data lines. The response of various Springboard pins after executing the read/write
controller application was observed on the oscilloscope. A complete understanding of the
Springboard address lines would facilitate the development of the motherboard required to route
the Springboard address lines and house the sensor board.
2.1 User Interface Available for Developing an Application
Codewarrior’s feature constructor enables the developers to design a graphical user
interface (GUI). The following sections describe the user interfaces available [19]
Forms: A form represents a single screen in an application and contains various user
interfaces. These forms provide a platform from which the developer can work with applications,
provide user displays from which one can view and manipulate data. A form contains the basic
application building blocks and occupies the entire screen of the PDA. However, the dialog form
provides information and occupies only a particular section of the screen.
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Buttons: There are two types of buttons: buttons and push buttons. The buttons provide
the user with various form options. Functions can be triggered by performing an action on the
button such as “on click.” The buttons are usually rectangular shaped and contain a text caption.
Push buttons include set of two or more; one of the buttons from a set can be selected and
that button performs the action attached to it. The push buttons are similar to radio buttons where
the user has various options and must select one of them.
Alert: Alerts are a special category of form that provides the user with feedback. They
have a modal dialog form that includes a text message, a title bar, one or more buttons and an
icon. The Palm OS has four types of alert boxes with corresponding icons:
a. An information alert provides the user with the application information.
b. A confirmation alert prompts the user for confirmation of either yes or no. Upon
receiving the selection, it performs the particular operation.
c. A warning alert warns the user about a potentially dangerous function.
d. An error alert informs the user that the last action caused an error or could not be
completed.
Alerts can also be used to confirm that an action has been performed. This helps the
developer debug an application.
Menu: Actions to be performed repetitively are easily accessed by listing them in the
menu items. These menu items can be called either from the menu bar or by supplying a shortcut
to the particular menu item. The menu bar does not occupy space on the form except when a
menu list is displayed; thus, it avoids excessive screen cluttering.
Label: Labels are non-editable text that appear on the form and provide information to
the user. The labels in the form describe the user interface elements. Labels are significant in any
application as they provide helpful user information. Exercise caution when using label, as
excessive usage may cause the screen to look disorganized.

18

Fields: A field consists of a single line or multi-line text that allows the user to input both
numeric and text data. If necessary, the multiple line field contains an option of a scroll bar. The
field data can be formatted by designating it right, left, center, or justified align. The field
contains data in the text format. However, if the numeric option is marked, the field accepts only
numeric data. Constructor has an option of restricting the number of characters in the field. The
mode of entering data in the field is either by graffiti or the on screen keyboard.
Checkboxes: The check boxes can be used to select an action by providing an option to
either click the box or not. The check boxes default values are set to null, where all the check
boxes are blank. More than one or all the check boxes can be selected on at anytime, as compared
to push buttons, where only one of the options from a bunch can be selected.
Lists: The list function is similar to the combo box function in other GUI languages. This
display data method is ideal for single column and multiple row data. The list resource consists of
numerous list items. The list is one of the most effective tools to represent data. By employing the
list interface, a developer can restrict the user input.
Form Bitmap: Form bitmaps are typically used to display icons or any other image.
Every form may have one or more form bitmaps associated with it. Using the constructor, a bit
map can be inserted into any of the forms. There is no coding necessary for the bitmaps, as the
constructor generates the code automatically.
Gadget: A custom made user interface element is called a “gadget”. If the developer
requires a special resource to serve a specific purpose, by using the Palm OS guidelines, one can
create an individual resource. All the resource attributes and capabilities are coded by the
developer. Palm OS emulators have a special feature called Gremalins, which tests these gadgets.
Codewarrior constructor has gadgets already available for the user such as the slider.
The previously mentioned user interfaces are used to develop the resource file; thus, the
various user interfaces in the resource files can then be coded in a source file as demonstrated in
the next section.
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2.2 Procedure for Developing Applications in Codewarrior
Though Codewarrior is a powerful development environment, it is however complex with
a steep learning curve and sometimes insufficient demonstration. The systematic procedure for
developing an application in Codewarrior on a desktop PC is as follows:
a. After installing Codewarrior, open it from the Start menu.
b. From the File menu, select “New” and then select the “Palm OS Application Wizard.” It
is simple to create a new project using the Project Wizard as it automatically generates
and links the files. After entering the project name and its location, press “Next.”
c. The Wizard then displays all the generated and linked file names that it is going to create.
If desired, change the names, although it is recommended not to alter the names. Select
the desired application type such as standard C or C++. Palm OS supplies a specific ID
for all developers, called “creatorid.” “Suny” creatorid is used for all the applications
developed.
d. Select the libraries that are required for developing the application. Handspring Visor
SDK and the MSL standard C/C++ libraries are recommended for selection.
e. The Project Wizard creates a project file with the *.mcp extension. This project contains
various groups or folders. The various files are attached under single groups.
f.

A project is created with four folders:
i.

“projectname_data” this folder or group provides information about the debug
and release of the project. The files in this folder are not accessible by the user.
The project generates these files automatically.

ii.

“obj” contains the project in the Palm application format. The linker application
converts the *.mcp project file in Codewarrior to *.prc application file for
hotsyncing to the PDA.

iii.

“rsc” is a resource file created using the constructor. The constructor also creates
its header files automatically, which are then added to the header files.
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iv.

“src” is the source folder containing files written in C/C++ and using
Codewarrior API.

g. It is advised to delete the header files and the source file created by the Wizard and start
developing the files using the API and the general C/C++ programming. Developing the
source and the header files autonomously facilitates application comprehension and
debugging.
h. A Main File is written to start the application properly and control the application flow.
i.

Constructor allows the developer to create the user interface for the application. Using
Constructor provides ease when editing application resources.

j.

The constructor creates a file with an extension *.rscs, and places it in the “rsc” project
folder Attach the resource file under the resource group in the project. The resource
creates its own header file that is attached in the header group.

k. For every individual form, a C/C++ file is coded and attached under the source group.
l.

After the codes are written, they are executed on the Palm emulator. Break points can be
set to debug the codes.

m. After the codes are created, they are downloaded on the PDA by performing a Hotsync
operation on the *.prc file created for the project. The *.prc file resides on the “obj”
group
2.3 Read/Write Controller Application
The ensuing project codes start the application using the standard procedure [25]. Palm
OS complier will first execute the Pilot Main routine in the application. Pilot Main is similar to
the Main function in standard C as it follows numerous instructions that start the event loop.
Appendix A contains all the code pertaining to starting of the application. This file remains the
same for all the applications developed. Figure 2.1 represents the flow of signals from the starting
of the application to the event loop.
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Numerous applications were developed to understand the working of the various user
interfaces provided by Metrowerks. These applications encompassed user interfaces such as
forms, buttons, listbox, menu, bitmap, field, label and alert. The applications were downloaded on
the Visor and debugged. The next step towards interfacing the sensors with the PDA was to
access the Springboard memory address and data lines. Application “Read Write Controller” was
developed using Codewarrior to read/write data to a particular Springboard memory address.

Figure 2.1: Flow chart indicating the flow of signals in the event loop function [25]
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The codes were processed and I/O lines were monitored on the Pacific Microinstruments
EXB-1 Springboard module. Two C source files were included: one contains codes for starting
the application; the second contains the code where the user interfaces were created and functions
were defined. In the application, the user may select the Springboard address from a list box.
After the user selected the address and pressed the “select” button, the particular address appeared
in the field (figure 2.2). Upon pushing the “Read” or “Write” buttons using the stylus, the data
will be either written or read from the selected address. An alert box indicating the action
performed on the selected address was displayed. If no address line is selected, an alert box
stating that “No address line is selected” was displayed.

Figure 2.2: Image of the read/write controller application
2.4 Application Code
The DoCommand function of the read/write form performs the main operation. The Field
pointer fldP was directed at the addresses in the listbox. Once the user selected the address and
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pushes the select button, the variable listTextP would points to the text containing the selected
address in the string (or ASCII) format. LstGetSelectionText retrieved the selected text [22]. The
“if” statement verifies whether any address was selected or not. If not, an error message would be
displayed to the user. The variables for reading and the writing data to the address lines were
initialized during declaration. Upon pressing the write or read button, the string to the listTextP
points was converted into hexadecimal format using the ConvertHex function. The selected
operation was performed on the specific address line. The data read from the address was stored
in the variable Rdata. After this execution, a custom alert box was created. The selected address
line was displayed with a message indicating the desired operation had been completed.
FieldType *fldP = GetObjectPtr(RWFormAddressFldField);
\* address entered in list box*\
ListType *listP; \* pointer to the list*\
UInt32 Radd = 0x00000000, Wadd = 0x00000000, Rdata = 0x00000000;
\* read write variables*\
switch (command) {
case RWFormSelectButton:
\* user selects the address from the list *\
listP = GetObjectPtr(RWFormAddressList);
listTextP = LstGetSelectionText(listP, LstGetSelection(listP));
if (listTextP != NULL)
{
FldGrabFocus(fldP);
FldInsert(fldP, listTextP, StrLen(listTextP));
}
else
FrmAlert(ErrormsgAlert); \* if not selected error*\
handled = true;
break;
case RWFormWriteButton:
Wadd= (UInt32 *)ConvertHex(listTextP);
*(UInt32 *)Wadd = 0xffffffff;
FrmCustomAlert(WriteAlertAlert,listTextP, NULL, NULL);
\* write data on selected address*\
handled = true;
break;
case RWFormReadButton:
Radd = (UInt32 *)ConvertHex(listTextP);
Rdata = *(UInt32*)Radd;
FrmCustomAlert (ReadAlertAlert,listTextP,NULL, NULL);
\* read data from selected address*\
handled = true;
break;
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2.5 Results Observed
The response of the chip select, write enable, and read enable while using the read/write
controller application was observed on a Tektronix TDS 3014 4-channels oscilloscope (figure
2.3). The response was tabulated in table 2.1. The complete system setup is shown in Figure 2.3.
Channel 1 on the oscilloscope was connected to the chip select and triggered the oscilloscope,
channel 2 was connected to write enable, and channel 3 to read enable2.

Table 2.1: Responses of different Springboard pins with read/write controller applications
Address

29000004

29000010

Acti-

D15-

A23- A7 A6 A5 A4 A3 A2 A1 A0 CS1* OE* WE*

-on

D0

A8

Read

___

0

0

0

0

0

0

1

0

0

0

0

1

___

0

0

0

0

0

0

1

1

0

0

0

1

Write (ffff)h

0

0

0

0

1

0

0

0

0

0

1

0

(ffff)h

0

0

0

0

1

0

0

1

0

0

1

0

Springboard pins contain 16 data lines while read/write commands use 32 bit data. This
problem is noted by the CPU by reading or writing the first 16 bit data to the assigned address
line, and the next 16 bit on the consecutive even address line. For example when a 32 bit read
operation is called at 0x29000004 (table 2.1), it reads the first 16 bit at that particular address and
then reads the next 16 bit in the next address. Figure 2.3 displays the reading from the
oscilloscope where the chip select becomes active and performs a read operation at 0x29000004
and then performs the next read operation immediately at 0x29000006. As revealed in Table 2.1,
the first experiment was to read data from address 0x29000004. When the read button was

2

The springboard pins are latched and not clocked.
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selected in the application, the read operation was executed and an alert message popped up
confirming the operation as shown in Figure 2.4.

Figure 2.3: Digital image of the experimental setup

Pacific Microinstrument EXB-1
Springboard

Alert box conforming that
the read operation is
executed

Stylus

Visor

Figure 2.4: Digital image of the Visor after performing a read cycle
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To execute the read cycle, the CPU sets the chip select active first. Following the chip
select, the read enable pin went low. This indicated that a read operation was being performed on
the address defined on the address bus (data not shown). The data bus carried the signals from the
Springboard module to a Handspring register. The write enable pin remained inactive (high)
during the read cycle as shown in Figure 2.5. The read/ write cycle was divided into four sections:
A, B, C, and D. A and D revealed the time when the read/write enable pins were serving the CPU.
B and C represent section where it performed the read cycle on the Springboard address lines.
During B it performed the operation on the first 16 bits of data and during C, it performed the last
16 bit of operation.

Figure 2.5: Waveforms indicating a read cycle
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Similar to the read operation is the write operation. The second experiment in Table 2.1
illustrates a write operation. The write enable wrote data from the Handspring register to the
Springboard module on the address, as defined by the address bus shown in Figure 2.6. The data
written to the particular address was 0xffffffff.

Figure 2.6: Waveforms indicating a write cycle
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CHAPTER 3
MOTHERBOARD DESIGN
As demonstrated in the previous chapter, a read/write controller application can be used
to interface with external lines through the Springboard expansion slot. This feature can provide a
capability to turn on/off external electronic components, deliver signals or collect data from
sensors. An attached programmable chip can implement several logic circuits to decode the
memory map and route signals appropriately. The next step towards interfacing the sensor with
the PDA was the development of a generic board called the “motherboard”.
This chapter discusses the features of the motherboard which route signals from the
Handspring and provide basic electronic signals to the daughterboard. The daughterboard
contains the sensor and application specific sensor circuitry. The motherboard designed consists
of a linear regulator for precisely controlling on-board power supplies from the Handspring’s
rechargeable batteries or an external source, low power clock oscillators, a micro-power
adjustable high voltage converter (3-28 VDC) for actuation of MEMS sensors, a 2-channel 16-bit
A/D converter for conversion of analog signals from the sensors to digital signals, and several
indicator LEDs. The motherboard also includes a reprogrammable Complex Programming Logic
Device (CPLD) capable of realizing complex logic. Figure 3.1 is a block diagram representation
of the motherboard. The schematic and the layout of the motherboard were designed in Orcad
10.0 (a product of Cadence).The complete schematic diagram of the entire motherboard is
presented in Appendix C.
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MOTHERBOARD DESIGN
Figure 3.1: Block diagram representation of motherboard
3.1 PCB Design Procedure
A brief step-by-step procedure is mentioned below, describing how to design the
schematic and layout in Orcad.
3.1.1 PCB Schematic Design Procedure
The schematic for the Printed Circuit Board (PCB) was designed in Orcad Capture. The
idea was to sketch the design file and generate the netlist. This netlist was later used for the layout
of the board. The following procedure describes the method of designing the schematic. It is
easier to first sketch the circuit in the book and then represent it in the electronic format:
a. Orcad Capture was initiated from the Start menu; a new project was created or an
existing project opened. The project opened a schematic page for the designer. The
circuit diagram was sketched on this page.
b. Almost all components in the circuit diagram were available from various libraries.
Clicking on the icon “place part,” allowed the user to search for the desired part. Then the
user clicked and dropped the part on the schematic.
c. If the component was not present, then the pin out diagram was drawn. The customized
component was stored in a personal library and accessed at a later date, if required.
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d. The parts were placed and joined accordingly with the wires. The connection formed
between two points resulted in the formation of “nets”. Each connecting wire had a net
name.
e. Wires having identical node names were understood to be connected to each other.
Instead of connecting two wires far apart, it was easy to name the wires with the same
node name. This suggested they were connected without clustering the schematic.
f.

The circuit was verified once the components were placed and appropriately connected.
The components were then systematically annotated to update part numbers. Subsequent
to this action, a design rule check task revealed possible errors. After rectifying all the
errors, a netlist of the schematic became accessible using the netlist icon.

3.1.2 PCB Layout Procedure
Upon completion of the schematic of the circuit board, the consequent step was the
layout of the board. The layout defined the placement of the component on the board and its
connections with other components. Figure 3.2 illustrates the layout for the motherboard. The
following detailed procedure describes the layout of the circuit board:
a. Prior to generating the netlist, the footprint for all the components was specified in
Capture. This enabled the Orcad layout to understand the pin layout and the footprint
dimension of the components.
b. Components whose footprints are not available in the standard library required the
creation of a new footprint which was saved in a personal library. After the footprints
were allocated to all the components in the schematic, the netlist was generated and
stored in the project folder.
c. Layout for the PCB was selected from the “Start” menu. The Layout Wizard prompted
the netlist file. The path of the netlist file generated from Capture was entered.
d. Autoeco recognized each component on the schematic and converted it into the layout
format. During the conversion process if there was an error, the conversion was
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incomplete. Upon rectifying all errors, all components from the schematic was converted
into a layout format that illustrates all component footprints and net connections.
e. A board outline was drawn; this outline signified the dimensions of the board. An outline
was chosen to allow plugging into the Springboard slot and have stylus access. All the
components were placed within the board outline. Components were grouped by function
and located strategically to limit noise and allow functionality.
f.

The circuit board had paired layers:
i.

TOP and BOT (in a 2 layer board): These were the available routing layers.
Additional routing layers can be added such as GND and PWR. No additional
layers (inner layers) were used on the motherboard.

ii.

SSTOP (silk screen top), SSBOT (silk screen bottom): A silk screen layer
contained the textual information such as the component number (U3), board
information, and other textual details. This layer is white by default.

iii.

SMTOP (solder mask top), SMBOT (solder mask bottom): A solder mask was a
masking layer to protect the routing layer from any damage. The layer is
generally green in color by default.

g.

From the database option in the tool menu, the following items were selected:
i.

Strategy: Using this option, the spacing between the routes was set. A spacing of
eight mil was set between the routes, as this was readily achieved by most board
manufacturers.

ii.

Nets: A particular number called “weight” was set to the nets. The router directed
the nets with higher weights first and the others followed later. The weight of the
GND and PWR nets were set higher than other nets.

iii.

Layer: The routing layers enabled in a two board layer are TOP and BOT. If
more than two routing layers were used, they are also enabled for routing. It is
suggested to use ground and power as separate inner layer to reduce noise.
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h. From the options menu, the grid option was selected and the via/routing dimension was
typically set to eight mil, as it was easily achieved by the board manufacturers. However,
the motherboard had dense nets to route so the via/routing size was set to seven mil.
i.

The Auto Route option automatically routed the board. If the routing was completed, then
all the nets were visible in routing layers only.

j.

The design rule check (DRC) listed out the error and warning of the board. The errors
were fixed by either correcting the error or omitting them if they were innocuous. A
copper pour was done for a uniform ground (GND) plane on the TOP and BOT layer.

k. Subsequent to this, a gerber file was generated for submission to the board manufacturer.
From the windows menu, the post process operation was called; then extended gerber
format was selected and right clicked on the “Run Batch” option. This generated the
required files for the board manufacturer.
l.

All the generated files were visually inspected for errors; if none existed they were
assembled in a folder. A readme (*.txt) file explained the board details to the
manufacturer. All files were zipped and sent to the board manufacturer.

Figure 3.2: Layout of the motherboard in Orcad layout
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3.2 Motherboard Elements
A generic board is designed to plug into the Handspring Visor Prism. The board is
developed with an aim to map the address lines of the Handspring on a CPLD and provide basic
electrical signals to the daughterboard. Voltage regulator, high voltage generation, A/D converter,
CPLD, Indicator LEDs, JTAG connector, daughterboard header pins, Jumpers and test connectors
are different sections of the motherboard discussed in detail in the following sections.
3.2.1 Voltage Regulator
The supplied voltage from the Handspring Visor (3.3V) was regulated using a Max1818
linear voltage regulator. A linear regulator was preferred over a switching regulator. The
advantages of the linear regulator over the switching regulator is that it is smaller in size, contains
less ripple, less noise and is easier to operate. The disadvantage is that it generates more heat
compared to a switching regulator, thereby making the latter more efficient. The chip is capable
of supplying current up to 500mA. It consumes extremely low power when not in use and the
shut down current is 0.1µA [32]. Therefore, if the motherboard was connected to the Visor but
turned off, the regulator did not drain the battery by drawing an excessive amount of current.
Figure 3.3 illustrates the schematic design for the regulator section of the motherboard. The
output of the voltage regulator was a constant 3.3V with an accuracy of +/- 1%. Capacitor C3 was
connected across the input pin of the regulator and the ground. Capacitor C4 was connected
across the output and the ground to provide stable output.
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Figure 3.3: Voltage regulation section of the motherboard
3.2.2 High Voltage Converter
Several Micro-electro Mechanical Systems (MEMS) devices such as a Corner Cube
Retroreflector (CCR), optical spectrometer, and other electrostatic actuation devices require
voltages higher than 3.3V to function. This section of the circuit on the motherboard received
3.3V and produced voltages from 3-28V. Figure 3.4 illustrates the schematic of the high voltage
converter section of the board. The 10 pin MSOP ZXLB1600 had an enable input pin, which was
connected to the CPLD. The output voltage was varied in several ways [33]: a) by applying
external reference voltage b) by supplying external feedback resistors and c) by applying pulse
width modulation to the enable pin. The last means allowed the end user to set the desired output
voltage. The chip received input voltage either from the Handspring voltage or external battery
voltage using jumper pins at J14 and J16. Also, an option exists to set a flag when the input
voltage is below a certain level. The hardware threshold voltage of the Handspring 1.94V was
selected as the flag voltage. When the input voltage dropped below 1.94V the LBF signal from
the chip becomes active. The value of the resistance was calculated by equation 3.1 and 3.2:
VBAT = R4/ (R4+ R3 + R14) = VTHRES

(3.1)

Where,
VBAT was the battery voltage below which the LBF will go high (1.94V)
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R3 and R4 were internal resistors of the IC (R3 = 2.44M , R4 = 1.56 M )
R14 was the external resistors
VTHRES was the internal threshold voltage of the chip (1.21V)
1.94 [2.44/ (2.44 + 1.56 + r4)] = 1.21

(3.2)

Upon calculation R14 = 390 k
The LBF signal was fed into the CPLD, which is able to shut down operations of the
ZXLB1600. The quiescent current drawn by the chip under operation was 75µA. When the
ENABLE pin was pulled low, then the chip was in the shutdown mode, drawing less than 5µA.
These low power and shut down characteristics made it extremely attractive for this application.
The IC was also capable of generating negative voltages up to -22V. Note that when considering
a 22uH inductor coil or a set of schottky diode in BAT54S, one is a forward bias and other is a
reversed bias; a 3.3uF, 35V capacitor was selected and connected at the output as per the
manufacturer recommendation and shown in Figure 3.4 [33]. The capacitor C9 (10uF, 6V) was
connected at the input terminal of the IC to provide a stable DC input voltage to the chip and
reduce noise in the rest of the motherboard.

Figure 3.4: High voltage section of the motherboard
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3.2.3 Clock Oscillator
The motherboard also contained two LTC 6900 programmable. The clock oscillator
operates to synchronize the component signals between the motherboard and sensor board (or
daughterboard). The clock oscillator supplied clock signals of frequencies ranging from 1kHz to
20 MHz. The clock signal was fed to the CPLD and was varied either by changing one external
resistor or changing the signal to the DIV (pin 4) of the oscillator. The typical operating current of
the clock oscillator was 500µA with a frequency error of +/- 2%. The clock synchronized the
data clock signal of the A/D converter (discussed in chapter 4) to convert the analog signals into
digital. The clock oscillator helped provide pulse width modulation to the Zetex high voltage
generation chip to vary the output voltage. The clock oscillator also helped synchronize signals in
the CPLD. Figure 3.5 illustrates the schematic of the clock oscillator. The frequency of the clock
oscillator operated is given by Equation 3.3:
F = 10 MHz (20k/N.Rset)

(3.3)

Where,
F was the operating frequency
Rset (R15 in the schematic) was the resistor that sets the clocks operating frequency
N can take the value of 1, 10 or 100 depending on the connection. N = 1 when connected
to ground, N = 10 when left open, N = 100 when connected to VCC.
The resistor (Rset) was calculated to set the operating frequency at an integral multiple of
11520. This rate of operation is ideal for fast modems and other devices. The resistors value was
calculated to set the frequency at 2.76 MHz (24 times 11520). The resistance upon calculation
was 72.35k . Clock C1 and C10 can be operated at 2.76, 27.6, and 276 MHz depending on the
pin 4 connection.
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Figure 3.5: Schematic for the clock oscillator
3.2.4 A/D Converter
The output voltage from the high voltage generation section and the battery voltage were
analog input to a two channel, 16 bit A/D converter. The MSOP LTC1865L A/D converter can be
operated in different modes: a) differential mode b) one independent channel and c) two
independent channels. It typically consumes 450µA when converting the signals at its maximum
conversion speed of 150ksps (kilo samples per second). The A/D converter when not operating is
in the auto shutdown mode drawing approximately 10µA. The MSOP version of the chip had
both analog ground and digital ground as two different pins. The analog input was measured with
respect to the analog ground, and the digital output with respect to the digital ground. Both the
grounds were connected using a 0

resistor (R13) across them. The sampling frequency of the

A/D converter was 150 kHz. A single pole band pass filter was included to ensure sampling
somewhat above the Nyquist rate when the A/D operated at full speed.
Channel 1 of the converter monitored the output from the high voltage generation section.
The channel was connected to the input of the A/D using a voltage divider circuit. R9 (90 k )
and R11 (10 k ) scaled down the output voltage from the high voltage generation section by 10
times and assured that the input voltage was in accordance with Vcc as shown in figure 3.6.
Channel 2 of the converter monitored the output from the battery board discussed in chapter 4.
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Figure 3.6: Schematic for the A/D section of the motherboard
When CONV (Pin1) on the chip goes high, the A/D converter sampled and holds the
output data. After sampling was completed; the A/D spills the output data at the DOUT pin on
every falling edge of the DCLOCK signal. The serial output data was converted into a parallel
format in the CPLD. Figure 3.7 describes the method where the analog data was converted into
the digital format. The SDI (pin6) of the A/D converter was used to select the operating mode of
the converter.

Figure 3.7: LTC1865L Operating Sequence [34]
3.2.5 Light Emitting Diodes
Jumpers, Connectors and LED’s were used as test points on the board. Five LED’s (D1D5) were connected to the CPLD via 5k
1k

resistors (R3-R8). Later, the resistance was changed to

to increase brightness of the LED. Controlling the LED’s confirmed the communication of

the Visor with the CPLD.
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3.2.6 Jumpers and Connectors
Three jumpers were used in the circuit. Jumper (J12) connected the card detect pins on
the Visor to ground allowing the Visor recognized when a board was inserted. Jumpers J14 and
J16 powered the Zetex ZXLB1600 chip either by using the Handspring or external batteries.
Eight connectors served in testing the different points on the chip. Three of the connectors, J18,
J1 and J8, were connected to ground. J7 was the voltage from the Handspring Visor (HVCC). J2
was the regulated voltage output from Max1818 (VCC). J3 was the output from the high voltage
converter chip (HVOUT). Two double header connectors were J4 and J5, where one was
connected to the second channel of the A/D converter (MADCH1), and the other to the battery
voltage (BATVCC). J9, J11 and J15 were 40 pin headers. The I/O pins of the CPLD were routed
to these headers. The daughterboard containing the sensor was positioned on the header pins. The
logic design was completed in the CPLD to make the communication of the Visor with the sensor
feasible.
3.3 CPLD
The motherboard was designed as a generic board capable of controlling various portable
sensors through the PDA. To achieve this, a programmable logic device was required to be
integrated. Different programmable devices were available such as the Complex programmable
logic device (CPLD), Field programmable gate array (FPGA) and microcontrollers. Any one of
these three devices could have been used on the motherboard. CPLD is a low power
programmable device capable of implementing several digital designs such as address decoding
and other logic. The CPLD retains the program on the device when powered off, as compared to
the FPGA. Also an additional memory chip is required to program the FPGA every time it is
powered on [35]. The microcontroller, as opposed to the CPLD, consumes more power and the
signal delay is larger in the microcontroller compared to the CPLD (typically 7 ns) [36]. The
CPLD is also more economical when compared to its alternative counterparts. For these reasons,
the CPLD was chosen for this application.
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Xilinx provides CPLDs that could be operated at desired range of voltages. The
Coolrunner XPLA3 CPLD is more advanced than CPLD’s from other vendors. A zero power
interconnect array (ZIA) is a cross point switch, which connects different function blocks and is
used for the CPLD architecture. The function block consists of Programmable Logic Array
(PLA). They are programmable AND gate arrays followed by programmable OR gate arrays to
implement the logic as the sum of the product (SOP) format. This method reduces the chances of
a device timing error, as all signals flow through an identical number of gates. The ZIA uses the
EEPROM method to connect the pins to the PLA, thus implementing the required logic [37]. The
unique logic allocation in the functional block makes the XPLA3 family CPLD different from
other CPLD’s. Xilinx XCR3256XL, a 208 pin plastic quad flat pack (PQFP) package CPLD was
selected. The CPLD has 164 I/O pins with 6000 useable gates. The CPLD has a 5V tolerance on
the I/O pins. However, it operates on 2.7 to 3.6V. It has four pins dedicated for clock operations
and its electrical characteristics are listed in Table 3.1.
Table 3.1: Electrical characteristics of the CPLD [37]
Parameter

Min

Max

Unit

Operating Voltage

2.7

3.6

V

Operating Current@10MHz

7

175

mA

Operating Current@1MHz3

0.98

-

mA

Output High Voltage

2.4

-

V

Output Low Voltage

-

0.4

V

Standby Current

10

100

µA

Pin to Pin delay

7.0

11.0

ns

System frequency

-

135

MHz

Xilinx provides ISE webpack, a free software downloadable from the Xilinx home page.
CPLD logic could have been designed using this software by employing one of three methods: a)
writing the design code in VHDL or Verilog b) drawing the schematic representation of the logic
3

The operating current of the CPLD changes with change in operating frequency.
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c) drawing the state diagram indicating the signal flow. The method selected to implement the
logic was the schematic representation, as it was easier to comprehend and implement. Once the
schematic file was drawn, it was then converted into the Verilog or VHDL by the software. The
codes were first synthesized and then translated into netlist, which were routed in the CPLD. If a
constraint file was attached to the source, then the netlist routed so that a specific pin was used
[38].
Prior to designing the CPLD for the motherboard, a memory map was chalked out. The
memory map illustrates the execution of each Handspring external address line would execute.
Table 3.2 represents the memory map for the motherboard design.
Table 3.2: Memory map representation for the motherboard
Memory address

Data

Action

29000000

-

Not useable by applications

29000004

0x0001
0x0002
0x0004
0x0008
0x000A
0x0001
0x0002-0x0004
0x0001
0x0002-0x0004
0x0001-0x0010

Turn on LED1
Turn on LED2
Turn on LED3
Turn on LED4
Turn on LED5
Turn on clock1
Set the value of clock divider for clock 1
Turn on clock2
Set the value of clock divider for clock 2
Set sensor enable

29000018

0x0100
0x0001-0x000F
0x0001-0x0004

Clear the counter for Pulse width modulation(PWM)
Set the PWM to the High voltage converter section
Set the control mechanism for the A/D converter

2900001C

0x0001-0xFFFF

Receives data from the A/D converter

29000040

0x0001-0xFFFF

Test purpose to receive data from CPLD

29000008
2900000C
29000010
29000014

After the memory map was chalked out, the schematic equivalent of the memory map
was derived and implemented. The following procedure describes the implementation of a logic
design in schematic format using ISE webpack 6.2:
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a. Opened a new project and started the Project Wizard.
b. Selected the schematic as a top level synthesis and the particular device on which the
schematic was executed.
c. Added a new source file by selecting the source file format as schematic.
d. Added another source file by selecting the file format as a constraint file. This file limited
the placement of I/O pins.
e. This action completed the wizard and opened a schematic editor, where the schematic
was sketched.
f.

Under the symbol tab, different logic operators were available. They were placed on the
provided schematic sheet.

g. Different logic symbols were connected either to other logic symbols or to an
input/output marker, illustrating that it was a signal coming to the CPLD or going out
from the CPLD.
h. The schematic design was then checked by running the “check schematic” option in the
Tools menu.
i.

Upon resolution of errors, it was ready for synthesis and downloading onto the CPLD.
The pins from the Visor served as input to the CPLD except for the data pins, which

served as both input and output (bidirectional). When a read/write operation from the PDA was
evoked, the chip select became active. The pins on the address bus then represented the particular
address where the operation needed to be performed. Appendix D illustrates the schematic
representation of the motherboard memory map.
To select a particular address, a 4x16 decoder was implemented in the schematic. For
example, when a write operation was called at Handspring address 0x29000010, A4 on the
address bus was high (HAD (12…1) = (0000000010000)). Since the chip select was low, the
decoder with address pins A9-A12 was enabled. That decoder output’s D0 was high, as HAD
(A9-A12) was low. This enabled the next decoder where pins A5-A8 were input. That decoder
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output’s D0 again remained high as A5-A8 were low. That decoder containing A1-A4 as input
was enabled, as A4 was high. D8 was high indicating the address 0x29000010. Similarly, various
outputs on the decoder pin indicated a particular address line. The operation performed was on
even address lines since A0 was always 0. The output data was 32 bit data, where the first 16 bit
data was provided on the particular address, and the next 16 bit on the following even address.
Therefore, alternate even addresses were selected for operations. While performing a read/write
operation, the corresponding enable signals were active. Both the enable signals and the signals
from the decoder (denoting a particular address line) were active; the latch was enabled. In the
course of a write cycle, the latch input included the Visor data. The output triggered the required
component as specified in the memory map. For the duration of the read cycle, the latch output
included the Visor data bus and the input was the signal from components. During the read cycle,
a tristate buffer ensured that once the operation was completed, the data bus was in a high
impedance state allowing data to be overwritten on the data bus.
The schematic in Appendix D illustrated that when the address line 29000004 was
selected and a write operation was performed, according to the memory map the corresponding
LED was turned on. When writing on the address line 29000008 and 2900000C, the data sets the
operating frequency of the two clock oscillators LTC6900. At address line 29000014, data was
calculated upon the users input on the PDA regarding the desired output voltage. The variable
data set 15 levels of precision PWM. Thus, the output voltage form the Zetex chip varied from 3
to 28 V through the program. The counter CB4CE was a 4 bit counter that remained enabled; the
input clock frequency was 268 kHz. When setting a new PWM, the reset pin went high. This reset
the counter, enabling it to count from the beginning; then data was written by the PDA to set the
PWM and resume counting. The comparator evaluated the written and the counter data, and
pulled the HVENABLE pin high if data written exceeded the counter data. This set the PWM.
The address line 29000018 set the controls for the A/D converter, and the address line 2900001C
received the digital data. At address line 2900040, for testing purposes constant data was sent to
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the PDA. The bit wise data was set to 0000111100001111 (decimal equivalent 3855). When
“receive data” was selected on the PDA, it retrieved data from address 29000040.
After drawing all the schematic blocks and connecting them appropriately, the check
schematic operation was performed and the errors were rectified until no errors in the schematic
were obtained. A constraint file was added to the source schematic file. The constraint file
directed the input/output pins on the schematic to a fixed pin on the CPLD. This file was a text
file and was written either in notepad or using the “Assign Package Pin” option provided by
webpack. Individual I/O nodes on the schematic were placed accordingly on the chip. During the
translation and fit process, the software routed the particular I/O to the particular pin. All the
other pins on the CPLD that were not addressed were weakly pulled up internally. The generated
fitter report indicated that 26% of the chip resources were used in implementing this logic on the
CPLD.
3.3.1 JTAG Connector
After completion of synthesis, translation and fit processes, the code to program the chip
was generated. “Configure Device (iMPACT)” function was called. This generated the codes to
program the CPLD. A parallel programming cable programmed the chip from the desktop PC.
The cable has 14 pin layout. A ribbon cable connects the 14 pin on the cable to the board
containing the CPLD. A connector J13 on the motherboard connects to the CPLD. Figure 3.8
illustrates the cable used to program the chip. Once the program was downloaded on the chip, the
program resided on the chip until the chip was reprogrammed4.

4

The CPLD can be programmed even when connected to Visor, as it doesn’t affect the Visor’s
Microcontroller.
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Figure 3.8: Setup to program the CPLD
3.4 Handspring Visor Application
The motherboard was designed to interface with various portable and MEMS based
sensors developed for the Micro Monitoring Instrument (MMI) project. The complete code for
the motherboard is attached in Appendix B. The application was developed in Codewarrior for
the PDA to allow the motherboard to perform the following tasks:
a. Test indicator LEDs
b. Set appropriate voltage level for the sensors
c. Simple applications for the MEMS based CCR and optical spectrometer.
The sensors were in the process of fabrication and control to the sensors was ambiguous.
Therefore, a generic application “MMI Testing” was developed. The main menu of the
application is shown in figure 3.9. It consisted of four buttons, each button takes the user to a
different form as per the selection.
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Figure 3.9: Main menu for MMI sensor control
3.4.1 Test Indicator LEDs
This form contained five check boxes for LED 1 to 5. The LED turned on when specific
data was written to a particular address line. Clicking on the list button turned on the marked
LED’s. An alert box indicating that the LEDs were turned on is displayed after completing the
function. When the “BACK” button was clicked, the application returned to the main menu.
Turning on the LED using the Visor illustrated that the PDA was communicating with the CPLD.
This sent signals to the LED and turned it on or off.
3.4.2 Set Appropriate Voltage Level
This part of the application resided in the menu options. Using the high voltage section
on the motherboard, variable voltage levels were set for the sensors. The “Power” option in the
menu displayed a new page; the user inputs voltage ranged from 3-28 V. Accordingly, the
necessary digital value was calculated and written on the specific memory address, providing the
desired PWM. This resulted in the appropriate output voltage. The user input the required voltage
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in the text field. The data was first converted to the integer format using the atoi() function5.
Using the clock2 operating at 268 kHz and a four bit counter, the PWM was set. The calculated
data from the PDA ranged from (1111)b to (0000)b. When at full scale it provided the user the
desired output of 28V and when at zero scale 0V. Using this relationship, a mathematical
equation calculated the data to write on the CPLD from the user input. The calculated data shown
in equation 3.4 was written on the CPLD.
Hvgen = Inputvolt * (15) / 28

(3.4)

Where,
Inputvolt was the data entered by user,
Hvgen was the data calculated for the CPLD address 29000014
3.4.3 Control of External Sensor
. The control application for fluorometer is discussed in chapter four. Base applications
for MEMS based optical spectrometer and CCR are discussed briefly in the following section:
Optical spectrometer: The MEMS based optical spectrometer had three detectors capable
of detecting light of a specific wavelength. Figure 3.10 illustrates the form developed for the
optical spectrometer. The optical spectrometer has micro mirrors attached to it that will rotate as
the detector range varies. The user selects the detector range using a list box. Several buttons on
the form are suppose to perform alternative functions. “Initialize” returns the mirrors to the home
position. “Power” provides voltage for electrostatic actuation mechanism of the mirrors. “Set
Detector” saves the detector’s range into the Handspring registers. “Rotate mirrors” adjusts the
mirrors for the selected detector’s range. The sensor configuration is in the process of design,
thus, no further development for enhancing the application was performed.
Corner cube retro reflector: The CCR sensor is capable of optical communication by
transmitting data from one point to another. The sensor either receives data or transmits data. The

5

Check for required header files. If absent they should be included manually by providing the header file
path in the system file option in Codewarrior complier.
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steps taken towards assisting the fabrication of the CCR is discussed in Chapter five. A field in
the interface is provided for the data. Further development on the interface is to be done after
completion of the sensor.

Figure 3.10: Control mechanism for MEMS spectrometer
3.5 Results and Observation
After the motherboard was plugged into the Visor with jumper J12 connected (shorting
the card detects pins), the Visor recognized that there was an external board and reset the
Handspring (screen blinked off momentarily). A multimeter was used to check the voltages at
different test points. The voltage from the regulator was verified at 3.3V. LED was initiated from
the application. Figure 3.11 was the image when LED1 was turned on. This test confirmed that
the Visor was communicating with the CPLD and specific motherboard components were
controlled by sending signals from Visor.
Clock1 was operated at 268 kHz and clock2 at 20 kHz. The frequency of operation was
extremely stable for a long period of time. Both clock frequencies were multiplied by 10 or
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decreased by 10 times depending on the way pin 4 was connected. Pin 4 was open; therefore, the
value of N in the equation 3.3 was 10.

Figure 3.11: Indicating the LED were controlled using the PDA
As previously stated, there was a provision in the application to read a CCR data value
from a particular address location. Lacking a CCR, the CPLD had a constant 3855 hard coded at
that address location. When the “receive” button was pressed, the data that appeared in the field
was “3855,” confirming that the Visor was able to read data from the CCR CPLD register, as
shown in Figure 3.12.
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Data “3855”
received
from CPLD

Figure 3.12: Reading data from the CCR register
The high voltage section was enabled by providing a short to jumper J14. The jumper
connected the Handspring supply voltage to the high voltage generation chip. The power form
was called from the menu option in the application. Values ranging from 3 to 30V were keyed in
the field and their response on the HVOUT pin was observed on the oscilloscope. The observed
response on the HVOUT pin and HVENABLE pin was documented in Table 3.3. Figures 3.13
and 3.14 were results observed by the oscilloscope showing the response when the input voltage
was 10 and 22V respectively. Note that PWM output of the CPLD was the bottom trace on the
oscilloscope, which increased when the desired voltage was increased. However, the output
voltage was not exactly equal to the desired voltage; thus, the input to the chip was noisy. The
current consumed by the motherboard was measured by measuring the voltage across the 10
using an oscilloscope resistor (R5) and it was found to be 2.2 mA. While making the calculations
the calculation the following items were turned on: linear regulator giving 3.3V, high voltage
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section giving 18V (no load), clock1 was operating at 268 kHz, clock2 was operating at 20 kHz,
LED1 turned on and the CPLD. Hence the total power consumed by the board is 70mW.

Channel 1(yellow): High Voltage
output from the Zetex (9.3V)
Channel 2(Blue): PWM signal
from CPLD (31.28%)

Figure 3.13: Response of signals in high voltage section when 10V was desired

Channel 1(yellow): High Voltage
output from the Zetex (20.8V)
Channel 2(Blue): PWM signal from
CPLD (68.71%)
Figure 3.14: Response of signals in high voltage section when 22V was desired
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It is to be noted that the experiment conducted to collect the data for table 3.3 and figure
3.13 and 3.14 were conducted at different time. This is the reason why the data in the table and
the figure do not match exactly. It has been observed that the output voltage and the pulse width
modulation vary from one time to another. The input to the Zetex chip is not filtered and varies
over time (HVCC) which could cause this effect.
Table 3.3: PWM and observed voltage for different input voltage in the high voltage section
Desired Voltage in V
4
6
8
10
12
14
16
18
20
22
24
26
28
30

Data written % Positive Pulse width
0x0001
12.5
0x0002
18.76
0x0003
25
0x0004
31.25
0x0005
37.51
0x0006
43.75
0x0007
50
0x0008
56.25
0x0009
62.51
0x000A
68.75
0x000B
75.01
0x000C
81.24
0x000D
87.5
0x000E
93.74

Observed Voltage in V
4.8
6.3
8.2
9.8
11.8
14.1
15.4
17.8
20
21.4
23.3
25.5
26.8
27.8

The motherboard was successfully designed to provide a bridge between the sensor and
the Springboard lines. The designed motherboard was capable of performing the desired functions
like: providing high voltage signal ranging from 3-28V on receiving instruction from the PDA,
regulated voltage supply of 3.3V and generating clock signals ranging from 20kHz to 27.6MHz. The
motherboard also incorporated special features like on board programming of CPLD using JTAG
connector, indicator LED to confirm communication between PDA and the CPLD, jumpers to
determine proper connection of the motherboard with the PDA and 40 pin headers for connection to
the daughterboard. These features would ensure development of successful interface between the
sensor housed in daughterboard and the PDA.
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CHAPTER 4
FLUOROMETER DAUGHTERBOARD
In the previous chapter, a motherboard was introduced to enable interface of a PDA with
a variety of sensors. In this chapter a daughterboard or sensor board and software are developed
to enable portable measurement of a fluorometeric RNA assay. The sensor is based on a
successful bench top sensor developed at USF Center for Ocean Technology (C.O.T) by David
Fries, Dr. Matthew Smith, Andrew Farmer and Ollie Neumann. A Fluorometer measures the
amount of fluorescence emitted by a sample exposed to monochromatic radiation. One
application for a PDA driven Fluorometer is to detect fluorescence from Nucleic Acid Sequence
Based Amplification (NASBA) reactions. To achieve this, the Handspring must be configured to
heat a prepared solution to 41ºC as well as act as a functional fluorometer. NASBA reactions are
illuminated using a blue LED light and the measurement of the fluorescence signal over time
allows the presence/absence of a target organism to be determined in real time. Figure 4.1
illustrates the working principle of the fluorometer.
90º angle between LED and photo detector

Green light due to
fluorescence
(wavelength 530nm)

(h 2)

(h 1)

Green Filter

Blue Light from LED
(wavelength 485nm)

Blue Filter

Heater at 41ºC
Figure 4.1: Principle of the fluorometer
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4.1 NASBA and Molecular Beacon
The NASBA method [39, 40] is an isothermal amplification strategy for single stranded
RNA. This approach is finding increased application in biosensors and diagnostic assays to
investigate the composition and diversity of the microbial communities in an environment.
NASBA has a number of advantages over other amplification techniques such as the Polymerase
Chain Reaction (PCR) as it selectively amplifies RNA in a DNA background thereby simplifying
nucleic acid extraction and purification protocols. NASBA amplification processes have been
shown to be more sensitive than PCR processes of equivalent targets [39]. Similarly the
isothermal nature of the reaction avoids the logic required for Thermo cycling.
NASBA utilizes the coordinated activities of three enzymes (RNase H, T7 RNA
polymerase and reverse transcriptase (RT)), and two primers (P1 and P2), which were specific for
the analyte target. As shown in figure 4.2, the NASBA amplification is initiated by the annealing
of primer P1 to a target RNA target present in the nucleic acid extract. The 3’ end of the P1
primer is complementary to the target analyte while the 5’ end contains a T7 RNA promoter
sequence. After binding P1 is elongated by RT generating RNA:DNA hybrid molecule.
Hydrolysis of RNA from the hybrid molecule is promoted by RNase H, leaving a single DNA
strand. To which primer P2 is able to hybridize with. Reverse transcriptase extended from the P2
primer adhered to this strand, which produces a double stranded DNA copy of the original RNA
target that contains an intact T7 RNA polymerase promoter at one end. The intact T7 promoter
was recognized by T7 RNA polymerase, and transcription of large amounts of antisense RNA is
initiated. The antisense RNA serves as a template for the same process, however, the primers
anneal in the opposite order. Typically, NASBA amplification occurres in less than 90 minutes.
Real-time nucleic acid detection is achieved by using molecular beacons which are
probes that fluoresce only upon hybridization with their target [40]. This generates a specific
fluorescent signal simultaneously with amplification. Molecular beacons are single stranded
oligonucleotides that had a stem-loop structure (Figure 4.3). The loop structure contains the
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sequence complementary to the target sequence, while the stem is composed of a short
complementary nucleic acid sequence that forms a double stranded structure.

Attached

covalently to either end of the oligonucleotide, are a fluorophore and a non-fluorescent quencher.
When the molecular beacon hybridizes to the target sequence, the fluorophore and quencher are
separated and the bound probe fluoresces (Figure 4.3).

Figure 4.2: The NASBA amplification pathway [41]

Target RNA

Bound to Target: Fluorescent

Figure 4.3: Operation of molecular beacons [39]

56

Molecular beacons are added to the assay mixture before carrying out gene amplification
and because on hybridized molecular beacons do not fluoresces as intensely as bound beacons,
amplification can be measured in real time by monitoring a change in fluorescence.
Typically quantification of unknown samples is performed by running the samples
against a standard curve of known concentrations of either the target organism or an in vitro
synthesized RNA target. In this case, the target RNA found in larger quantities provided a faster
amplification or Time to Positivity (TTP). By calculating the TTP for known samples, the TTP
for unknowns is fitted to the standard curve and initial concentrations can be back-calculated.
The TTP is set as the time taken to reach a particular fluorescence value that is above
background.

Figure 4.4: Example amplification plot and associated standard curve [42]
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4.2 Hardware Instrument
A plastic block has been designed by Mark Holly at USF C.O.T to incorporate the
components required for performing real time NASBA. The block consisted of two subsystems:
•

Fluorescence detection system

•

Thermal regulation system
Figure 4.5 illustrates the schematic of the block designed. The photodiode detector, LED

and the associated band pass filters allow detection of fluorescence. The infrared heater and
thermometer regulate the temperature. A slot was made to insert the vial containing the sample.
The location of the vial was centered directly above the IR heater and centered in the LED light
path and detector filed of view. This allows thermal control and fluorescence detection.

Photo diode
Reaction
chamber

Green filter

Blue LED

Heater
(bottom)
Blue filter
Thermometer
Figure 4.5: Schematic of hardware block
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4.3 Existing Heated Fluorometer
An existing heated fluorometer developed at USF COT was used as the model setup for
the PDA driven prototype. The fluorometer can be operated using a Labview controlled program
or hyperterminal program run on a desktop PC [43]. The fluorometer receives power from an
external 120V AC power supply. Desktop computers and the power supply rendered the entire
system cumbersome, although the actual control mechanism for the sensor and the reaction
chamber has a small footprint.
4.4 Development of Electronic Circuitry
In the current work, the electronic circuitry has been modified to allow control of the
NASBA sensor using the Handspring PDA. Two PCB were developed:
a. Fluorometer board
b. Battery board
The fluorometer was housed as a daughterboard on top of the motherboard, whereas the
battery board was placed on the bottom of the motherboard. The details of each are discussed in
the following sections. The battery board was designed to provide 5V and was integrated into the
system to operate the power-hungry heating components. The low power optical module was
powered by the PDA battery. The boards were connected through connectors, and clearance holes
were made to create a stack of the board. This provided a mechanical stability to the complete
system.
4.4.1 Fluorometer Board
The Fluorometer board communicates with the CPLD on the motherboard and performs
as per instructions received from the CPLD. This board had four subsections:
a. Heater and Thermometer section
b. LED section
c. Optical Detection
d. Optical Power
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On receiving instructions from the Visor, the CPLD sends signals to turn on the heater
and the thermometer. The block diagram (figure 4.6) illustrates the flow of signals from the
motherboard to the fluorometer. The heater employs the Pulse Width Modulation (PWM)
technique to heat the solution. An infrared detector measured the temperature of the solution and
sent a feedback signal to the Handspring to alter the duty cycle for the heater.
LED

PHOTODIODE
MOTHERBOARD
AND
HANDSPRING

AMPLIFIER

SAMPLE

A/D
CONVERTOR
IR HEATER

Figure 4.6: Block diagram for fluorometer
The heater was calibrated using an external thermometer by changing the maximum and
minimum calibration temperature of the thermometer to meet the external thermometer. The
temperature of the solution was eventually set to the amplification temperature in the NASBA
process (41ºC). The optical section was then turned on in the following sequence: the LED, the
power for an integrator, and the integrator that integrated the detector photocurrent for a certain
amount of time. On completion of the integration, the analog data was fed into a 12 bit A/D,
which digitalizes the data and sends it back to the CPLD. The data was averaged for 16 times in
the CPLD and retrieved by the PDA. This procedure is repeated for 4 times to get an average of
64 data sets. The averaged data was displayed as a point on plot of the A/D average vs Time. This
plot was used to confirm the occurrence of fluorescence emission due to the NASBA process.
Complete schematic of the fluorometer board is illustrated in the Appendix E. The schematic of
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the board was laid out in Orcad, adhering to the same procedure as mentioned in the previous
chapter. Most of the components were selected from the working desktop system.
4.4.1.1 Heater and Thermometer Section
The Ion Optics, Inc. NL5NGC infrared heater with a Germanium filter was preferred as
the heat source. A warm up pulse of 4.5V was provided initially to start the heater, following
which the heater stabilized at 2.5V for the remainder of the positive pulse. The typical frequency
of operation of the heater was 16Hz. When turned on, the heater drew a large current,
approximately 2A. However, this reduced with increases in heater temperature, establishing the
thermistor property of the heater. The heater is capable of heating up to 850 ºC, though the
NASBA technique only requires 41 ºC. Figure 4.7 illustrates the signal required to turn on the
heater. Typical values of A, B and C are 18msec, 30msec and 62.5msec respectively.

V
O
L
T
A
G
E

A Initial warm up pulse
B Sustain signal
4.5
2.5

A

B
C

TIME
Figure 4.7: Signal required for starting the heater
The RC circuit was designed to provide a pulse of 4.5 V to the heater for 18msec and
2.5V for the remaining cycle. “BATVCC” in the schematic represents a regulated 5V supply
voltage from the battery board (section 4.4.2). C6, a 100uF, 6.3V tantalum capacitor was
connected to “BATVCC” to filter noise. The “BATVCC” net was connected to the following:
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a. resistor R16
b. resistor R14
c. cathode of diode D1
d. linear regulator U3

Heater section

Thermometer
section

Figure 4.8: Schematic of heater and thermometer
“HTRON” net was connected to the CPLD using a 40 pin connector J13. “HTRON”
signals remained low until directed from the Visor. The heater pins J5.1 and J5.2 remained at the
fairly identical voltage level, thus no heating occurred at this stage. A high signal on the
“HRTON” node (> 2V) pulled Q3, a power MOSFET, into the inversion mode, which enabled
conduction between the source and the drain. A drain of Q2, pin 2 of heater, resistors R19 and
R16, and capacitor C3 were pulled to ground. Thus “BATVCC” was connected to pin1 of the
heater and pin2 is grounded. The capacitor C3 started charging through R14. Once the capacitor
became charged above 2V, Q2 was set into depletion mode, thus, terminating the conduction
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between the drain and source. The “BATVCC” signal was regulated to 2.5V and output by the
linear regulator. This voltage was applied to pin1 of the heater; simultaneously, the capacitors
discharged along the path C3-D1-R16. When “HTRON” goes low again the heater sees no
differential voltage.
The temperature detection was achieved using an infrared-based thermometer from
Melexis. MLX90601EZA-CAA has a rigid 10 pin connector capable of detecting temperatures,
and returning the value either by the PWM method or the Serial Peripheral Interface (SPI)
method. The PWM technique of temperature detection was preferred over the SPI method due to
its simplicity and ease of implementation in the motherboard CPLD. Figure 4.8 illustrates the
schematic diagram for the thermometer section. The IR thermometer was also powered by”
BATVCC”. The output of the IR thermometer was a PWM signal with a time period of 102.4
msec. The time period from 1/8T to 5/8T was the valid output data as shown in Figure 4.9.
PWM OUTPUT SIGNAL FROM THERMOMETER
VALID DATA OUTPUT
t1

0

t2

t3

(1/8)T

t4

(5/8)T

T

Figure 4.9: PWM for the thermometer
Using this PWM data, the measured temperature (T °C) was calculated according to the
formula:
T = {(Duty cycle – 12.5%)/ 50%}*(Tmax – Tmin) + Tmin
Where,
Duty cycle was the valid PWM output data (%)
Tmax was the maximum calibrated temperature (°C)
Tmin was the minimum calibrated temperature (°C)
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(4.1)

Typically, Tmax was 120ºC and Tmin was -20 ºC for the part MLX90601EZA-CAA
The “IROUT” signal calculates the temperature read by the IR thermometer, and
“TEMPOUTPWM” signals the ambient temperature. Resistors R29, R30, R31, and R32 scaled
down the output voltage (by ¾ times). This ensured that the input signal to the CPLD was in the
proper voltage range.
4.4.1.2 LED Section
The LED was powered by the “BATVCC” signal. Resistors R29 (1k ) and C1 (0.1uf)
filtered out signals above 1.6 kHz, which provided a less battery voltage noise. Resistor R1 (56 ,
1/2 W) a metal film resistor was connected in series with the LED. Since the resistance of the
metal film resistor display less variance in temperature, the voltage applied across the LED
remained constant. This helps to ensure that the wavelength and intensity of the light emitted by
LED remains steady. When “LEDON” signal from the CPLD went high, it turned on the Bi polar
Junction Transistor (BJT) Q1 into the conducting mode. The cathode of the LED was pulled to
ground. A constant voltage was always provided to the anode of the LED. Since the cathode was
pulled to ground, this created a potential difference between the anode and the cathode, thereby
illuminating the LED. The LED was connected to daughterboard ground at a single point (R2).
4.4.1.3 Optical Detection
Photo diode, SD 200-12-22-241 was used to sense light emitted from fluorescence of the
sample. A green pass filter cut off light of wavelengths other than 585nm bandwidth. The photo
detector converted light energy into electrical energy giving out photo current typically of the
order of nano Amperes. Texas Instruments IVC 102, an integration amplifier with an input bias
current of 100fA at 25ºC, was selected to sense the small photocurrent. The output voltage (Vo)
from the amplifier was a function of time, input current, and the capacitors as shown in the
equation 4.2:
Vo = - (1/CINT) IIN (t) dt

(4.2)

Where,
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CINT was the internal capacitance of the amplifier
IIN was the input current to the amplifier
The negative sign in the equation was due to the positive current through the photo diode;
the amplifier was powered using a 12V regulator and derived from motherboard high voltage
section. Assuming that a 10pf capacitor was saturated over 600msec of integration, the maximum
input current was calculated from the equation 4.3:
Q = CV,

(4.3)

Where,
Q is the charge accumulated on the capacitor in Coulomb
V is the voltage developed across the capacitor is Volts
C is the capacitance of the capacitor in Farads
Q = (10x10E-12) x (12)
Q = 1.2E-10 Coulomb
I = dQ/dt
I = 1.2E-10/600E-3
I = 0.2nA
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Figure 4.10: Schematic of the optical detection section of the circuit
J3 was a three-pin connector for the photo diode: pin1 as cathode, pin2 as anode, and
pin3 as case lid. J3 was connected directly for lowest noise or through a cable for convenience.
The connection mode depended on the layout of the board and the placement of the block
containing other components. Pins 2 and 3 of the photo detector were connected to the analog
ground, and the cathode was connected to a RC filter. Resistor R13 and capacitor C9 were
calculated ensuring that signals above the frequency of 3 kHz were filtered out shown in figure
4.10. Polypropylene capacitors were used, as they contained extremely low leakage current and
adequate temperature stability [44].
The amplifier IVC102 was powered by the optical power section, which provides a stable
-/+ 12V to pins 9 and 14 of the amplifier, respectively. Capacitors C2 and C8 were used to
minimize ripples in the +/- 12V supply. The amplifier had three internal capacitors: C1 (10pf), C2
(20pf) and C3 (30pf) connected in parallel. An option of selecting any of them for integrating the
photocurrent is available. Pins 4, 5 and 6 represented the capacitors C1, C2 and C3, respectively.
It was recommended that the unused capacitors were connected to the analog ground by the
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manufacturer [44]. The capacitors used for integration were connected to pin 3 of the amplifier.
Resistors R4, R5, R6, R8, R9 and R10 (0 ) were designed to either connect the
capacitors to analog ground or to pin3 of the amplifier, but not both. One should be careful while
connecting the capacitor: if the capacitor was connected to analog ground, then it was not
connected to the pin3. Pin1 was the analog ground on the amplifier. All signals to the integrator
were referred to the analog ground and pin13 was connected to the digital ground. Both the
digital ground and the analog ground were connected using resistor R7 (0 ). The amplifier
included two internal switches, S1 and S2, which were controlled by digital signals. Using these
switches made it possible to instruct the amplifier to integrate, hold or reset. Figure 4.11
illustrates the block diagram of the integrator and its response to changes in switch positions. The
two switches S1 and S2 were routed to the CPLD through J13, one of the 40 pin connectors.
Pin10 represented the output from the amplifier. The maximum output of the amplifier was 12V,
irrespective of the integration time. R12 (300k ) and R15 (100k ) were used to decrease the
amplifier output voltage by one-fourth to feed into a 3.3V analog to digital converter (A/D).

Figure 4.11: Block diagram of the integrator and its response with the switches S1 and S2 [44]
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A 12 bit, micro power, serial interface A/D converter from Burr Brown Corporation was
selected, as shown in schematic 4.10. A 3.3 V was supplied to the A/D from the motherboard.
The A/D started converting when the chip select CS* became active. When the chip select was
high, it acted as a shut down (SHDN) consuming 60nW [45]. The input to the A/D was given at
its non-inverting pin. The inverting pin and the A/D ground pin were connected to the analog
ground. A 5

resistor (R11) measured the current flowing in the chip. A voltage reference IC

from Linear technologies provided a stable 2.5V reference to the A/D. The 8 pin LT 1389
typically operates at 800nA [46] and consumes extremely low power (2.6uW when operated at
3.3V). The voltage reference chip contains a series resistor. The value was selected such that
there was an input current of at least 800nA. The value of the resistance was calculated from the
equation 4.4:
VCC – IR = VREF,

(4.4)

3.3 – 800E-9*R = 2.5 solving,
R = 1M
The resistor selected was 250k , considering that the VCC from the Handspring Visor
decreased with battery discharge. The motherboard CPLD provided the chip select and the clock
input to the A/D converter. The serial digital data from the A/D was fed into the CPLD for further
processing.
4.4.1.4 Optical Power
The integration amplifier needed two supply voltages, V+ and V-. The range of positive
input voltage was from 4.75 to 18 V, and the range of negative input voltage was from -10 to -18
V [44]. The optical power section provided both +/- 12V to the integrator. The motherboard, on
which the daughterboard was placed, had a high voltage section capable of providing 3-28V by
PWM technique. The motherboard receives an instruction from the Handspring Visor to deliver
15V to the daughterboard. This input to the daughterboard was noisy and fluctuating. Therefore,
it was converted into a stable 12V using a linear regulator. LT 1129 was an 8 pin linear regulator
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with an operating current of 50µA and 16µA when shut down. The absolute rating of the
regulator was 30V. Thus, the regulator was not be affected if the high voltage section from the
daughterboard provided 28V (max.). Pin2 adjusted the output voltage of the regulator to 12V,
determined by the resistance R20 and R22. The value of the resistances was calculated from the
equation 4.5:
VOUT = 3.75 (1+ R20/R22) + (IADJ*R20)

(4.5)

Where,
VOUT was the output voltage of the regulator
IADJ was the current flowing in the adjust pin (150nA at 25ºC)
On calculation, R20 = 107k

and R22 = 48.7k

Capacitors C10, C11, and C12 were used as bypass capacitors to smoothen the output signal from
the regulator.
For the negative input to the integrator, a Zetex ZXLB1600 chip was used on the
daughterboard to deliver -15 V to another regulator, which adjusted it to a stable -12V. External
resistors R21 and R23 in the schematic set the fixed output voltage of the Zetex chip. The Zetex
chip was enabled when the CPLD provided a high signal on the pin. This turned on the
ZXLB1600 giving out the desired output voltage. R25 resistor was calculated such that the low
battery flag (LBF pin7) went high when the input voltage dropped below 2.4V. Using inductor L1
and a pair of schottky diodes, B1, the schematic was connected as recommended in the data sheet
[33]. External resistors were calculated according to the equation 4.6:
VOUT = (R21 + R23)/R21 * 1.23

(4.6)

Where,
VOUT was the output voltage (i.e. -15V)
On calculation, the values were chosen as R21 (900K ) and R23 (90k ).
The output voltage from the linear regulator was then fed into a negative micro power
low drop out voltage regulator LT 1175. The regulator operated on 45µA and consumed 10µA at
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standby. The 8 pin regulator had the capability of selecting the output current limit by using pins
2 and 7 (ILIM2 and ILIM4). Pin1 and Pin8 were the input voltages to the regulator, from the
output of the Zetex chip. Resistances R24 and R26 were selected from the table provided in the
regulator data sheet [33]. The output of the regulator was connected to C10 (10uF, 25V) capacitor
with the positive polarity of the capacitor connected to the ground and the negative to the
regulator output. The regulator output was connected to the amplifier to provide required power.
Single connectors were routed out so that they were probed. This assisted in debugging
the board. The motherboard contained 40 pin connectors with header pins, while the
daughterboard connectors J13 and J2 acted as receptacles as shown in the figure 4.12.

Figure 4.12: Schematic of the optical power section
4.4.2 Battery Board
The heater and the thermocouple operated at 5V power supply. The heater drew
approximately 1.5Amps when initially turned on and drops to 0.4 amps in a couple of seconds.
The PDA is not capable of handling such heavy loads. Thus, an external power source was
required to turn on the heater and the thermometer. A battery board designed was capable of the
performing the following functions:
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a. Providing 5V output voltage and 2A of current to the load
b. On- board charging of the batteries, either fast or trickle charge.
Five AA Ni-MH batteries were connected in series using a two battery holder and a three
battery holder encompassed the five batteries. The batteries delivered 1.4V when completely
charged which decreases as the batteries discharge. The discharge voltage characteristic for NiMH was flat at 1.2V for the AA batteries [47]. The discharge voltage and the discharge efficiency
decreased in proportion as the current rose; that is the higher the load the faster the batteries
discharge. Batteries with a capacity of 2000mAhr were selected; they were capable of providing
2A for one hour but then their performance deteriorated drastically.
A linear regulator LT 1529 with low voltage dropout and high current providing
capability was selected to provide power to the heater section. The dropout voltage of the
regulator was a linear function of the output current. The dropout voltage was 0.6V at 3A. Battery
voltage was regulated to provide 5V for the heater section. Capacitors C7 (10uf) and C8 (3.3uf)
were the recommended tantalum capacitors from Linear technologies. The battery voltage was
connected to the motherboard using the two pin connector J9.
Maxim Integrated products provided a programmable chip to charge 1 to 16 series
batteries at rates up to 4C, where C is the capacity of the battery. A Max712 chip terminated fast
charge either by detecting the zero voltage slope or by the maximum time programmed [48]. The
number of batteries that were charged and the maximum charge time were programmed using the
PGM0-3 pins of the Max712 chip. Jumpers were used such that the board would be capable of
charging from four to six batteries (it is jumpered for five batteries in this application). The
different charge times selected were 45, 60 and 90 minutes using the jumpers. Positive and
negative battery terminals were connected to BAT+ and BAT- pins on the chip. The power for
charging the batteries was provided by a wall transformer. As five batteries were being charged, a
minimum of 11V was needed (5* 1.5 = 7.5 + 2.5 = 11V). A 12V, 3A adapter was used to provide
power to the battery board for charging. The batteries were automatically charged in either of the

71

two states: fast charge or trickle charge. The batteries were initially fast charged. Once the fast
charge was finished, determined by either voltage slope or charge time, the charging current was
reduced and then they were trickle charged. The state of LED D2 and D4 denoted the charging
mode of batteries shown in the Table 4.1.
Table 4.1: Indicator LED on battery board
LED D2 LED D4

Action

Off

Off

Not charging

On

On

Fast Charging

On

Off

Trickle Charging

The batteries were fast charged at 0.4C therefore, the charging current was by equation 4.7:
IFAST = 2000mAhr * 0.4 = 850mA

(4.7)

Where,
IFAST was the fast charging current.
The voltage across resistor R7 indicated the amount of fast charging current flowing; the
value of resistor R7 was calculated from the equation 4.8:
RSENSE = 0.25V/IFAST

(4.8)

R7 = 0.25/0.850 = 0.3 .
R2 was calculated to supply at least 20mA to pin 15.
On calculation,
R2 = VIN/.02 = 12/.02 = 0.6k
All other parameters were calculated as suggested in the datasheet. Figure 4.13 illustrates the
schematic for the battery board.
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Figure 4.13: Schematic for the battery board
4.5 Board Layout Considerations
Three routing layers and one ground plane were used for implementing the fluorometer
schematic. The arrangement of layers was TOP, GND, PWR, and BOT. A footprint with a rough
dimension of the plastic fluorometer block was drawn; locations of the heater, thermometer, LED,
and photo detector in the case decided where the components pertaining to that section needed to
be placed. The board layout was divided into four different sections as labeled in Figure 4.14. The
nodes representing the digital ground on the schematic were fanned out to the ground plane on the
board. Both the analog grounds, AGND1 and AGND2, were connected in the TOP layer. One
side of the resistors R2 and R7 was connected to the digital ground plane and the other to the
analog ground plane. This assures that the digital ground signals did not produce any critical
effect to the analog signals. “BATVCC” node was connected to the PWR layer. This net carried
heavy current, the size of the traces connecting them was increased to 30 mil (0.7mm). The power
connections were routed using the PWR and the BOT layers. This was completed to protect the
TOP layer from picking up signals from these layers. The optical detection section carried an
extremely small current, and if not routed correctly, the nodes could potentially pick up noise. A
photo detector was connected between the top layer and a GND plane (ground plane) and a
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copper pour was done on the top layer. This created a shield further reducing the interference of
other signals. The voltage regulator and the operation amplifier were routed on the board, as
suggested in the datasheet. A ground plane shield was created for the non-connected pins of the
voltage regulator. For the operational amplifier, an analog ground signal encompassed other
signals for reducing any noise interference. The signal of extreme importance was the optical
detector section which was manually routed using the TOP layer. The layout of the board was
completed in the same procedure as mentioned in the previous chapter (section 3.2).
The battery board was routed using two layers TOP and BOT. The battery holders and
the jumpers were placed on the back side of the board and all the other components placed on the
front side of the board. All traces on the board were 8 mil; except for the high current carrying
nets, they were 30mil thick. The board had a copper pour on the TOP layer. Connectors J8 and J9
were positioned accurately, as the battery board was connected electrically to the motherboard via
these connectors. The mounting holes on the battery board and the motherboard helped provide
mechanical rigidity to the board when connected.

LED
section

Battery
holder
Optical
detection
Charging
Circuitry

Optical
Block

Connection
to the
motherboard
Heater
section

Battery
holder

Optical
Power

Figure 4.14: Layout of the battery board and fluorometer board
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4.6 CPLD Design
CPLD design was in accordance with the memory map listed in Table 4.2. The design
was split into two parts: a heater section and the optics section. The fluorometer board
received/sent instructions from/to the Handspring via the CPLD. The CPLD gathered data,
processed it, and stored it in a register. The Handspring accessed the data when required.
Schematic of the CPLD design in attached in Appendix F.
Table 4.2: Memory map for fluorometer daughterboard
Memory address

Data

Action

29000004

0x0001
0x0002
0x0004
0x0008
0x0010
0x0200-0x0400
0x2000-0x4000

Turn on LED1 (to debug)
Turn on LED2
Turn on LED3
Turn on LED4
Turn on LED5
Set the value of N for clock 1
Set the value of N for clock 2

29000008

0x0100
Clear the counter for Pulse width modulation(PWM)
0x0001-0x000F
Set the PWM to the High voltage converter section
0x0001
Turn on Fluorometer LED
0x0002
Turn on Negative High voltage section on daughterboard
0x0004
Start A/D average
0x0008
Reset Digital integrator
0x0010
Reset Optics switch
0x0020
Handshaking event instructing detector to turn off/on
0x0001-0x0FFF
Set PWM for heater

2900000C

29000010
29000014

0xXXXX

Read Data from Optics section

29000018

0xXXXX

Read Data from Heater section

4.6.1 Heater Section
In the heater section, the IR thermometer reads the temperature of the solution and sends
it back to the Handspring. The Handspring determines whether the temperature was in accordance
with the NASBA process. A proportional controller was implemented in the Handspring and the
input was the temperature reading and the output was the heater power. The heater operated on a
PWM technique with frequency of operation of 16Hz.
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CPLDPWMIR1 was the PWM output from the thermometer with a time period of
102.4msec, which is sampled by 2048 clock cycles of 50usec or 20 kHz. Clock 2, which operated
at 20 kHz, and formed the input to the counter whose chip enable was connected to
CPLDPWMIR1. For the positive part of the PWM, the counter increased with every positive edge
of the clock. Once the CPLDPWMIR1 pin drops down, the input to the flip flop became high and
the data was clocked to the output in the next clock cycle. The output of the one input flip flop
acted as a clock to the sixteen bit flip flop and the reset to the counter. As the CPLDPWMIR1
went from high to low, the output of the single input flip flop went from low to high. This flip
flop clocked the input data, constituting the positive half of the PWM into a register. The register
stored the data and sent it to the Handspring upon request as shown in figure 4.15
The heater operating on the PWM technique received instructions from the PDA to set
the PWM. The heater was in operation all the time except while reading the temperature with the
thermometer. After reading the temperature, the PWM to the heater was reset. The heater was
operated at 16Hz frequency. The clock oscillators were incapable of operating at this low
frequency. A clock divider section consisting of a counter and a comparator divided the 20 kHz
clock by 1250; thereby it provided a clock of 16Hz. Input B at the comparator was set to a
constant value of 1250, using high and low signals available on the schematic. Once a constant
1250 was reached, the “equal to” signal of the comparator went high. When the heater operated at
full duty cycle it heated the sample up to 95ºC. The duty cycle of the heater was set from the
Handspring by writing a 16 bit data, which was compared with the output of the counter used for
the clock divider section. Of the 16 bit input from the Handspring, only 12 bit was fed to the
comparator, as (1250) decimal can be realized using 12 bits. The heater remained on as long as
the data from the Handspring Visor was greater than the data from the counter. This summed up
the heater section of the CPLD, where the power to the heater was controlled by a proportional
controller on the Handspring whose input was the temperature reading from the thermometer.
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Figure 4.15: CPLD schematic for heater and thermometer
4.6.2 Optical Section
On receiving instructions from the PDA, the optics section triggered on and integrated the
photo current for 600msec. For the last millisecond, the A/D converter was turned on to convert
the analog data from the integrator into digital format. The serial data was converted into parallel
format in the CPLD and was sent to an adder, which totals sixteen sets of such data by repeating
the above procedure sixteen times. Eventually, the output from the adder was stored in a register
to read 12 seconds after initialization. The address decoding and the optics section are illustrated
in the schematic in Appendix F.
Data written on the address 0x2900000C turned on the optics section, as shown in Table
4.2. The Handspring sent instructions to reset the counter, flip flop, and the shift registers used
for logic implementation. Then the LED and the optical power section were turned on. Following
by the detector section was turned on. The sixteen bit counter increments on the positive edge of
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the clock operated at 20 kHz and tracks the integration and sampling time. The counter output
was connected to two comparators. Comparator 1 was used to control the switches used for the
integrator, and comparator 2 was used to trigger the A/D converter. The integrator switches
S1and S2 were active low. S1 was always open, and when S2 was open, it integrated. When
closed, it reset. The comparator1 controlled S2. Input A of the comparator was connected to the
output of the counter, while input B of the comparator was set to a constant value of 12000, for
the integration time of 600msec. The equal to pin on the comparator went high after 600msec and
closes switch S2, which resets the integrator. The equal to pin also resets the counter
synchronously and started the next integration. Comparator2 controlled the chip select pin of the
A/D, DCSBAR*, which initiated the A/D conversion. Input A of the comparator was from the
counter, common to both comparator1 and comparator2. Input B of the comparator was set to a
constant value of 11985. This allowed enough clock pulses for the A/D conversion to complete
before the counter reset for the next integration and A/D. The GT pin of the comparator made
DCSBAR active and turned on the shift register to shift the serial output data from A/D into
parallel form. The GT pin became active 15 clock pulses before the counter reset, which was
enough to convert the analog data into parallel digital format.
A/D started conversion on the falling edge of DCLK. Thus, an inverted clock signal
served as input to DCLK. The same inverted signal was also used for the shift register to convert
the serial output data from the A/D to parallel format. The parallel data was sent to an
accumulator, which added the new parallel data to its previous sum on the rising edge of the
DCSBAR*. DCSBAR* acted as a clock to the 4 bit counter, which incremented once every A/D
conversion. The counter counted until 15 and then the add gate connected to all the output of the
counter sets high. This action triggered two things:
a. Stopped the 16 bit counter from integrating any further values.
b. Stored the sum data from the accumulator in a register.
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PDA read the data and then set the “optics1(6)” pin high, which reset the four bit counter
and triggered the 16 bit counter again. The above procedure was repeated four times to provide an
average of 64 data points.
4.7 Handspring Visor Application
For developing an application for a fluorometer, an algorithm was chalked out to briefly
describe the step by step procedure.
1. The application had a Menu page containing three buttons: Heater, Optics, and Control.
The user had an option to input data in the Heater and Optics field or simply use the
default data. This is shown in Figures 4.16
a. Denaturing Temp (41) (DTEMP)
b. Amplification Time (90 min) (ATIME)
c. Integration time (600ms) (IT)
d. Number of integrations (64) (NT)

Figure 4.16: Main menu for fluorometer application
2. The control menu has three buttons
a. Calibrate Heater
b. Set Detector Read
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c. Back
These functions are described in detail in the next steps.
3. The Calibrate heater function read the data from the thermometer at the address line
0x2900000F into a variable called Htrtemp. It performed a feedback loop and gave out
the required heater power by writing to address line 0x29000016.The loop was
terminated when the difference was less than or equal to 0.1.
4. The set detector read then took it to the form where it plotted a graph in real time. It
performed this by the following:
a. Started a clock timer.
b. Read data from the integrator every 12 sec. An average of 16 samples is
performed in the CPLD and is available after 9.6 seconds. The clock continued
for 12 seconds. After 12 seconds, the average data was read from the CPLD and
stored in a register. Four such data sets were collected and the total 64 data set
were averaged.
c. A plot of time vs. average data was plotted on the Visor.
d. When j = multiple of five, the heater power was checked and the control loop
initiated to set the heater power.
e. All the data points were instantaneously written to a database. The main clock
continued until ATIME (90min).
4.8 Results and Discussion
The optical power section provided power to the amplifier to amplify the current from the
photodetector. The CPLD synchronized the integrator and the A/D converter and processed the
data from the A/D. These signals were observed on an oscilloscope; Figures 4.17 and 4.18 display
the output from the A/D at different photocurrents. The A/D conversion commenced when the
chip select was active and the falling edge of DCLK synchronized with the chip select.
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Channel 4: Serial digital
output from A/D (green)
0xFFF
Channel 1: A/D chip select
(yellow)
Channel 3: A/D clock (pink)
Voltage Scale: 2V
Time period: 100usec

Figure 4.17: Output from the A/D converter at high photodiode current
Channel 4: Serial digital
output from A/D (green)
0x0AD
Channel 1: A/D chip select
(yellow)
Channel 3: A/D clock (pink)
Voltage Scale: 2V
Time period: 100usec

Figure 4.18: Output from the A/D converter at low photodiode current
The response of switch S2 and the chip select of the A/D with every clock cycle are
shown in subsequent sections. The switch S2 reset the integrator on the last A/D conversion cycle
as shown in figure 4.19. As the switch S2 resets the integrator resets and starts again when switch
S2 opens or goes high. The response of the integrator output is illustrated in Figure 4.20.
Channel 4: Integrator switch
S2 (green)
Channel 1: A/D chip select
(yellow)
Channel 3: A/D clock (pink)
Voltage Scale: 2V
Time period: 100usec

Figure 4.19: Response of switch S2 with the A/D chip select
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Channel 4: Integrator switch
S2 (green)
Channel 1: A/D chip select
(yellow)
Channel 3: Output from the
integrator (pink)
Voltage Scale: 2V
Time period: 2msec

Figure 4.20: Integration output response
The CPLD converted the serial input data into parallel format. To verify that the data is
converted in the CPLD the output from the shift register is routed on unused daughterboard pins.
These were observed on a logic analyzer was used to observe the internal nets. Fourteen various
channels were observed at one instance. The chip select and the serial data from the A/D
converter were shown on channels one and two. Channels 3-14 represented the shift in the serial
data each clock cycle to convert it into parallel format. The data has been read and clocked as
expected shown in the figure 4.21.
Channel 1: A/D chip select
Channel 2: A/D output
Channel 3-14: shift in serial
data

Figure 4.21: Serial data from A/D being converted into parallel format
The two handshaking events that instructed the CPLD to either continue processing the
optical section for sixteen sample data or to stop are shown in Figure 4.22. It is shown that these
signals were synchronized with the chip select signal of the A/D as expected.
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Channel 4: Chip select pin
(indicated in the CPLD)
Channel 1: A/D chip select
Channel 3: Reset pin
(indicated in CPLD)
Voltage scale: 2V
Time: 200usec

Figure 4.22: Response of the handshaking signals with the chip select of A/D
4.8.1 Materials and Methods for Sample Preparation
After the circuit was debugged and the components responded as expected. The PDA was
then tested for a NASBA reaction. For the reaction, sample preparation was done by Dr. Matthew
Smith at USF C.O.T.
NASBA reactions targeting the large subunit of the ribulose-1,5-bisphosphate
carboxylase/oxygenase (RubisCO) (rbcL) gene from the Florida red tide forming dinoflaggellate
Karenia Brevis was performed using the NucliSens® Basic Kit [41]. Primer and molecular
beacon sequences used were previously described in Table 4.3 [49]. Reactions were prepared
according to the manufacturers instructions, briefly, the reagent sphere was reconstituted in 80 µl
of the supplied buffer and vortexed to mix. Primers, beacon and KCl were added to the reagent
sphere by the addition of a 40 µl of master mix, final reaction concentrations were: 400 nM of
each primer, 100 nM of molecular beacon, 0.5 and 80 mM KCl. The reagent mix was then
dispensed into 200 µl PCR tubes (Applied Biosystems, Foster City, CA) in 10 µl volumes, and 5
µl of RNA template added. For negative amplification controls, 5 µl of RNase free water was
substituted for the RNA. NASBA amplification was then performed by the addition of 5µl of
enzyme mix and heating to 41˚C for 90 minutes. Detection of NASBA amplification was
performed in the PDA driven heated fluorometer. To provide a comparative plot to the PDA
sensor, control reactions were run in a Nuclisens EasyQ Analyzer.
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TABLE 4.3: K. brevis NASBA primer set and beacon
Primer or beacon Sequence (5’ to 3’)
Forwardprimer.................................... …………………...........ACGTTATTGGGTCTGTGTA
Reverse primer
...AATTCTAATACGACTCACTATAGGGAGAAGGTACACACTTTCGTAAACTA
Molecular beacon ......[6FAM]CGATCGCTTAGTCTCGGGTTATTTTTTCGATCG-[DABCYL]
4.8.2 NASBA Based Experiment on PDA
The sample was prepared as explained above and inserted in the reaction block of the
PDA. For the first two NASBA runs performed, the data collected from the PDA was erroneous.
To confirm if NASBA amplification had occurred a gel analysis was performed (data not shown).
One of the reasons for that could be that the heater calibration was incorrect and the system likely
was overheating. NASBA reactions are very sensitive to temperature. The reaction is able to
function at temperatures lower than 41ºC; however temperatures above 41.5ºC to 42ºC will cause
denaturization of the enzymes in the reaction causing the reaction to fail. In the second
experiment there was amplification as shown by the gel analysis however the data collected did
not agree with the control NASBA plots performed on the EasyQ. It was found that the optical
detection section of the CPLD was malfunctioning due to incorrect pin connections. The
appropriate pins were connected and the heater was recalibrated. The optical system was also
carefully shielded, ensuring that no light from the LCD of the PDA interfered with the
fluorescence detection. The heater was not calibrated to its amplification temperature (41ºC) but
to 40 ºC to avoid overheating. Following calibration of the heater the temperature was monitored
and was found to be stable within the range of 38.1ºC and 39.6ºC. After debugging, experiments
were conducted again for both positive control NASBA and negative control NASBA reactions.
The response observed on the PDA is shown in figures 4.23(a) and (b) respectively. The data
from the PDA was manually downloaded and plotted in Microsoft Excel shown in figure 4.24.
The positive control data is shown in the figure 4.24 and the data from the PDA with both
negative and positive NASBA reactions are shown in figure 4.23(a) and (b) respectively. In figure
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4.24 the positive control data is calculated by conducting the fluorescence reaction on the EasyQ
machine.

(a)

(b)

Figure 4.23: (a) Response of a negative NASBA reaction (b) response of a NASBA reaction
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Figure 4.24: Analysis of both positive NASBA and negative NASBA reactions observed on PDA
and EasyQ
For both the positive and negative NASBA reaction when the heater starts heating, the
fluorescence increases rapidly. This is an expected ramp in the beginning due to the thermal
effects on the molecular beacons. After the heater has stabilized then there is no steep increase in
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fluorescence observed in the negative NASBA solution. However in the positive NASBA
solution there is a sharp increase of 170 points after 14.4 min denoting the presence of the target
RNA Karenia Brevis. The data from EasyQ denotes that the increase in fluorescence signal
started after 14.2 min. The negative NASBA response is higher than the positive NASBA sample.
This kind of response is commonly observed on the bench top version. Placement of the vial in
the chamber and pipeting the sample are two factors that could cause this discrepancy. The
negative NASBA and the positive NASBA reactions seems to be in accordance with expected
results confirming that the fluorometer has been successfully been interfaced with the Handspring
Visor Prism.
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CHAPTER 5
CORNER CUBE RETROREFLECTOR (CCR) FABRICATION AND
DAUGHTERBOARD DESIGN
The concept of interfacing a sensor with the PDA was illustrated in Chapter Four. Sensor
sizes have been reducing drastically with the upcoming technologies such as MEMS. Chapter five
discusses the daughterboard designed for the MEMS based CCR, an optical sensor, and the steps
required towards CCR fabrication.
5. 1 Definition of a CCR
A CCR is an optical device with three mutually orthogonal mirror surfaces that form a
right angle concave corner. The mirror positions ensure that when light is directed on the concave
corner, it reflects back in the direction of the source [50, 51, 52]. By modulating one of the
mirrors, the reflected light becomes non-parallel to the incident light. The ability of the CCR to
modulate the incoming light by providing electrostatic actuation to the mirror opens an avenue for
optical communication. The transmitter that provides modulated light signals can be either active
or passive. An active transmitter based optical communication occurs by modulating its own
source of light, such as a laser or LED. In the case of a passive transmission, the source light is
remotely located. Thus, drastically reducing the power consumed by the transmitter. Other
researchers have operated a CCR with data rates up to 10kps over a range of 150m while
consuming only 1 mW of power [51 and 52]. The advantages of low power consumption, small
size, and low cost make the CCR a suitable choice for optical sensor communication.
In this research, a daughterboard was designed to house the CCR modulator and provide
electrostatic actuation signals for modulation of moveable mirrors. A CPLD design to control this
daughterboard and a Handspring application for the CCR has been developed.
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The fabrication of the CCR can be divided into two parts:
a. Fabrication of the base torsion mirror and electrostatic actuation mechanism for the
mirrors
b. Fabrication of the orthogonal vertical mirrors for the CCR
Figure 5.1 illustrates the 3D image of the final CCR device. The active mirror was
fabricated by an in-house process called “NitrdeMEMS,” developed by Dr. Scott Samson.
Various experiments were performed for fabricating vertical mirrors and will be discussed later in
this chapter.
Source light

Reflected light

Vertical mirrors

Active mirror

Figure 5.1: 3D image of the CCR
5.2 CCR Daughterboard Design
The CCR was packaged in a 28 pin ceramic dual in line package (DIP). Pin14 was used
as the ground pin, and pin28 as the power pin. All the other pins were used for providing
actuation to the electrostatically actuated torsion mirrors. Three pins, A, B, and GND were
assigned to modulate the torsion mirrors. When a voltage was applied between A and GND, the
mirrors tilted towards the right and left when voltage was applied between B and GND.
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For the daughterboard, the packaged CCR was positioned in a zero insertion force (ZIF)
test socket. As the sensor has not yet been completely fabricated, it was desired that A, B, and the
GND pins remained fairly flexible for the connection. For this reason, all the ZIF socket pins
were routed to a 28 pin header, two additional 28 pin headers having digitally modulated A and B
high voltage signals (3-28V) were placed alongside the apparatus. In this manner, each CCR pin
was shorted to either signal A or B by inserting a jumper between each J2-J3 or J3-J4. After
fabrication of the sensor, the CCR pins can be accordingly assigned and the jumpers were
properly set.

Figure 5.2: Schematic of the CCR daughterboard
Figure 5.2 shows the schematic diagram of the CCR daughterboard. The voltage required
to modulate the torsion mirrors was set by the high voltage generation section of the motherboard.
This voltage actuated the mirror by either tilting them right or left. A low power operational
amplifier LT 1211 with a moderate slew rate of 7V/usec was selected to enable the CCR for
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modulation at frequencies up to 200 kHz. LT 1211 is available in a dual package with two OPamps in one chip. Both the OP-amps were powered using the high voltage signal from the
motherboard. The input voltage at the inverting ends of the comparator was VCC/3; the input to
the non inverting end was from the CPLD. CPLDOUT1 and CPLDOUT2 were the two pins from
the CPLD. It was intended that A and B would be out of phase by 180º causing oscillation of the
active torsion mirror. When the CPLD sent a high signal, the comparator addressed the values at
both ends and provided either the supply voltage or ground. An RC filter was connected at the
output of the OP amp to cut the high frequency signals. The calculated RC values were R = 27k
and C = 30pF for limiting frequencies above 200 kHz.
5.3 CPLD Design
The memory map developed for the daughterboard is illustrated in Table 5.1. Only one
address line was needed to provide signals to the daughterboard and to rotate the torsion mirrors
in either direction. When data 0x0001 was written on the address 0x29000020, the CPLDOUT1
was active. This resulted in a high voltage output from the comparator A. Similarly, data 0x0002
made CPLDOUT2 active resulting in a high voltage output from comparator B. The high voltage
level was set by providing PWM at the address 0x29000008. As the device was under fabrication,
the interface is still in the development stage.
Table 5.1: Memory map for CCR daughterboard
Memory address
29000020
29000008

Data

Action

0x0000
No rotation
0x0001
Rotate Right
0x0002
Rotate Left
0x0100
Clear the counter for Pulse width modulation(PWM)
0x0001-0x000F
Set the High voltage level by PWM

5.4 Active Structure Fabrication
The active device consists of the base mirror and the electrostatic actuation mechanism
that was fabricated using NitrideMEMS. NitrideMEMS is a four layer process consisting of
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metal, anchor, sacrificial layer and the cantilever material respectively. Gold was used as the
metal layer. The gold was patterned to provide capability of performing eutectic bonding. Hence,
allowing various silicon wafers are to be bonded on them [53]. Metal also provided a connection
between the contact pads to electrically connect them. For active structures, an anchor was
needed around which the structure can move. This was patterned in layer 2 of NitrideMEMS. To
form movable structures, a gap or vacant area needs to be created. This was accomplished by
layer 3 i.e. the sacrificial layer. A layer for the cantilever structure was applied and finally, the
sacrificial layer was removed. This process was followed after fabricating the active structures.
The active structure had an area containing the metal layer for bonding the vertical mirrors to
complete the fabrication of CCR.
5.5 Fabrication Techniques
A 4” N- type <110> and <100> silicon wafer was used for the processes. A single side
polished wafer was employed for testing purposes. Double side polished wafers were used when
both sides of the silicon were processed.
Photolithography: The process of transferring geometric shapes on a mask to the surface
of a silicon wafer is called photolithography. The steps involved in the photolithographic process
include wafer cleaning, adhesion promoting, photoresist spinning, soft baking, mask alignment,
exposure and development, and hard-baking [54]. Hexamethyldisilazane (HMDS) was used as an
adhesion promoter. Shipley 1813 (S1813) and Shipley 1827 (S1827) were used as positive resists.
Karl Suss and EVG mask aligner for exposing the silicon wafer to UV light were employed for
processing.
S1813:
Clean wafer: Acetone/Methanol
Spin HMDS: 30sec 3000rpm
Spin S1813: 30sec 3000rpm
Softbake: 90°C for 60sec
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Exposure: 2.7sec (EVG mask aligner)
Developer: Microposit MF 319, 45 sec
Thickness of photoresist: 1.4um (typically)
S1827:
Clean wafer: Acetone/Methanol
Spin HMDS: 30sec 3000rpm
Spin S1827: 30sec 3000rpm
Softbake: 90°C for 60sec
Exposure: 5.5sec (EVG mask aligner)
Developer: Microposit MF 319, 45 sec
Thickness of photoresist: 2.87um (typically)
Etching: The procedure of removing material is called etching. Etching is classified
depending on the chemical or the gasses used as wet or dry, respectively. They are also classified
depending on the direction of the etch as isotropic and anisotropic. Isotropic etching proceeded
equally in all directions; however, anisotropic etching was an orientation based etching.
KOH Etching: KOH (Potassium hydroxide) is a wet anisotropic etchant of silicon. The
selectivity for <111> planes is higher than any other plane. The etch rate and the selectivity of
planes varies with concentration of the solution and the temperature etching performed. It is
reported in the literature that KOH (30% w/w) etching at 80°C resulted in minimum roughness of
silicon [55, 56, 57]. Experiments were performed on <100> and <110> silicon wafer with
identical parameters, and etch rates of 110um/hr and 80um/hr were obtained, respectively. Silicon
Nitride served as a masking layer for KOH etching. It was deposited either by low pressure
chemical vapor deposition or a plasma enhanced chemical vapor deposition method.
Deep reactive ion etching (DRIE): DRIE is a masked dry anisotropic etching of silicon.
With DRIE it is possible to etch geometries of various shapes and sizes. One of the significant
aspects of DRIE is that a high aspect ratio structure is formed on wafers of any orientation. The
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etching of silicon and the profile obtained is a function of etch parameters and the amount of
silicon to be etched. During DRIE, the machine alternated between an etching cycle and a
passivating cycle. The etch cycles etched the exposed silicon, whereas the passivating cycle
passivates the side walls, thus, preventing lateral etching. This standard etch procedure is
described as a Bosch process [58]. The selectivity for photoresist observed was 60:1 and the
selectivity for silicon dioxide was 100:1. Table 5.2 illustrates etch parameters during various
cycles in Unaxis DRIE machine:
Table 5.2 Bosch cycle in DRIE
Process

Time (in sec)

RF power

Gasses ( in sccm)

(in watts)

Pressure
( in mtorr)

RF1

RF2

C4F8

SF6

Ar

He

Passivation

5

1.0

825

70

0.5

40

5.18

23.0

Clean

2

9.0

825

0.5

50

40

5.18

23.0

Etch

6

9.0

825

0.5

100

40

5.18

23.0

Reactive ion etch (RIE): Plasma etching was generally used to etch the masking layers
such as silicon dioxide, silicon nitride, and photo resist. The RF powered electrodes accelerated
the etching species vertically towards the etched surface. A chemical reaction occurred normal to
the surface resulting in a highly anisotropic etch [59]. The same recipe was followed for etching
silicon dioxide and silicon nitride and the etch rates were fairly similar. However, it was observed
that to etch a thicker masking layer, a longer time was needed as the etch rate decreased with
time. Photo resist was used as the masking layer. The selectivity for photoresist to silicon oxide or
silicon nitride was almost 1:1. To avoid eroding the resist, the photo resist was at least twice as
thick as the hard mask.
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The parameters for Unaxis RIE include the following:
•

RF power: 200W

•

Pressure: 40mtorr

•

Gases:
CHF3: 45sccm
O2: 5sccm

The typical observed etch rate was 40nm/min for both silicon nitride and silicon dioxide.
Plasma enhanced chemical vapor deposition (PECVD): In PECVD, a thin or thick film
of conducting or insulating material was deposited through plasma. The advantage of PECVD
over thermal growth or LPCVD was that PECVD was carried out at lower temperatures. The
species to be deposited was generated in plasma using a precursor gas. PECVD nitride performs
adequate when used as a masking layer. However, its performance is poor when used as a
dielectric. Experiments revealed that the deposition was conformal; the parameters for deposition
of silicon dioxide and silicon nitride are listed in Table 5.3.
Table 5.3: PECVD deposition parameters
Depositing
material

Deposition
(A/min)

RF power

Pressure

Gasses ( in sccm)

(in watts)

( in mtorr)

SiH4

NH3

N2

He

N20

Silicon Dioxide

476

25

160

-

240

-

900

900

Silicon Nitride

125

50

200

4

200

610

-

900

Anodic bonding: Anodic bonding was achieved by applying high voltage and temperature
across silicon and sodium rich glass wafers in contact. Various types of glass react differently
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when applying voltage and temperature. According to the literature, the best result was achieved
by using a 7740 Pyrex wafer, as it has the optimum composition of the materials [60]. Four
important parameters were considered during anodic bonding: a) surface smoothness b) applied
voltage c) applied temperature and d) cleaning the surface [61]. The following suggested steps
helped in enhancing the bond process:
•

Low surface roughness on the silicon and Pyrex wafer

•

Minimum 200V across the wafer

•

Applied temperature was greater than 325ºC

•

Standard RCA or Piranha clean was suggested before anodic bonding.
Experiments were conducted to characterize the anodic bonding on an EVG wafer-wafer

bonder. The least number of pin holes were observed on a <110> double side polish wafer and
Pyrex wafer when this process was followed:
•

Standard RCA clean on both silicon and Pyrex wafer.

•

Applied temperature: 400°C

•

Voltage: 600V

•

Bond time: 10min

•

Force: 500N

5.6 Etch Mask
To comprehend the etching mechanism and geometries for both wet and dry etching in
<100> and <110> silicon, a test “etch mask” was designed. It consisted of corner compensation
structures, lines and squares at 0.1 degree increments of various sizes approximately 0 degrees,
54.7degrees, and 45 degrees. Additionally, the mask had various other features designed by
others for their projects. Figure 5.3 illustrates the design for the etch mask.
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B

A

Figure 5.3: Coventorware layout of etch mask
Results of the Etch mask helped in developing process flows for fabrication of vertical
CCR mirrors. The alignment marks in the mask were of the identical shape of these vertical
mirrors for the CCR. Etching was carried out with the etch mask, and two interesting
observations resulted:
Wet Etching of <110> : <110> wafer was subjected to KOH etching (30% w/w 80ºC) for
1, 2, and 3 hours. An etch depth of 108, 210, and 296 microns was observed for the area marked
“A” on the mask. It included lines of 5, 10, 20, 50, and 100 microns width parallel with the wafer
flat. LPCVD silicon nitride, 90nm thick, was used as the masking material for these vertical
structures. The wafer had <111> planes parallel to the lines and as a result of this, there appeared
no etching on these vertical structures. The other exposed area was etched away. The vertical
structures were then diced using a 10 mil blade leaving behind a smooth diced profile. Figure 5.4
illustrates the side view of the silicon wafer using a scanning electron microscope (SEM). The
surface roughness and the etched angle obtained were two of the most crucial factors for
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fabricating vertical mirrors. The angle between <111> and <110> plane is 90º KOH etches silicon
in <110> direction more than <111>, leaving behind structures that were perfectly vertical as
shown in Figure 5.4. After examining the surface roughness of the etched structures, it was
discovered that the surface roughness was in the order of nanometers. The surface obtained after
wet etching and dicing was extremely smooth and suitable for fabricating mirrors. After
examining the results, a complete process flow was developed for fabricating the CCR’s
discussed in section 5.8.

108
microns
deep
100
microns
wide

Vertical
mirror
structure

Diced
area

50 microns
wide
Figure 5.4: SEM image of KOH etched vertical mirrors

DRIE of alignment marks: The shape of the vertical mirrors and shaped structures was
similar to the alignment marks on the mask, marked as B in Figure 5.3. Using the DRIE method,
most of the random geometries were etched in silicon. The plus-shaped structure was subjected to
DRIE and the following results were observed. A <100> 500 microns thick, double-side polished
wafer was bonded to Pyrex by anodic bonding. A three microns thick silicon dioxide layer was
deposited using PECVD to serve as the masking layer for DRIE. The pattern was exposed and
oxide was etched using RIE. Consequent to this, DRIE was completed using standard Bosch
process all the way through to the Pyrex. Figure 5.5(a) is the SEM image after the DRIE was
done. Later, the wafer was subjected to a solution consisting of TMAH (300ml) +IPA (50ml)
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+Ammonium Hydroxide (10ml) at 80ºC for 15 minutes to reduce the surface roughness on the
sidewalls. The improvement remains evident as shown in Figure 5.5(b). It was noted that there
was a drastic undercutting during the DRIE process, becoming severe at the interface of the
silicon and Pyrex. However, the positive aspect was that the bonding was strong enough to hold
the structure, and the surface roughness was improved after subjecting it to wet etching for 15
minutes. A complete process flow for fabricating the CCR using the DRIE method is discussed in
section 5.7.
After further literature review and examining the results obtained from etch mask, three
separate process flows were developed for fabrication of vertical mirrors for a CCR. These are
discussed in section 5.7, 5.8 and 5.9.

Vertical
mirrors
structure
Under
cutting
Pyrex

Figure 5.5: SEM images of DRIE vertical mirror (a) before wet etching (b) after wet etching
5.7 DRIE Method
This method was similar to the DRIE of alignment markers method previously defined in
this research. The silicon wafer (250um thick) was bonded to Pyrex, which served for both
handling and packaging of the CCR. PECVD oxide was deposited and then patterned using the
exact dimensions of the vertical mirror structures that needed to be bonded to the active device
wafer. A step by step description of the process flow is mentioned in the next section. The side
view of the structure at each step is illustrated in Figure 5.6.
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a. The first step was the anodic bonding of silicon wafer and Pyrex (7740).
b. A 2um thick PECVD silicon dioxide was deposited that served as a masking layer for
DRIE.
c. Using photo resist (PR) S1827, photolithography was performed on the pattern shown in
Figure 5.6. Then the hard mask (silicon dioxide) was etched by RIE
d. The wafer was subjected to DRIE using Bosch cycles. After DRIE, TMAH/IPA etching
was performed to improve the surface roughness.
e. The structure formed is to be eutectically bonded with an active device wafer to complete
the fabrication of active CCR.
Anodic bonding of Silicon wafer
and Pyrex (7740)

PECVD Silicon dioxide
(2 microns)
Spin Photo Resist (PR),
Pattern PR using Mask 1,
RIE Silicon dioxide
Mask 1
DRIE and TMAH/IPA etching

Silicon

Photo Resist

Pyrex

Silicon wafer
with structure

Silicon dioxide

Eutectic bonding with active
device wafer

Figure 5.6: Cross sectional process flow for DRIE method
5.8 Bulk Release Method
The etch profile obtained by DRIE is a function of the amount of the silicon needed to be
etched. If there was significant open spaces on the wafer, then the etch rate decreased and the
etched profile exhibited enormous undercutting. However, if the opening on the wafer was
limited, then the etched profile was more vertical and controllable. Considering this factor and
after the literature review [56, 57, 62], a process flow for fabrication of a vertical mirror using this
technique was devised.
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Pyrex is to be bonded to the silicon wafer, and masks with small openings surrounding
the vertical mirror structure are patterned. The opening is etched all the way through until it
reaches Pyrex. Conformal deposition of silicon nitride is completed using PECVD deposition
technique. A second mask is then applied, which opens up the area where the silicon is not
required. The silicon is etched either by using an isotropic etchant or by performing DRIE again
to etch the remaining silicon (bulk release). The desired structure is obtained and the complete
silicon stack and the Pyrex wafer were bonded to the active device using eutectic bonding. The
procedure has been designed considering the capabilities of the in-house DRIE process. Figure
5.7 illustrates the complete process flow for the bulk release method.
Anodic bonding of Silicon
wafer and Pyrex (7740)
PECVD Silicon Dioxide (2microns)

Pattern Photoresist (S1827)
using Mask #1

RIE Silicon dioxide
Mask 1
DRIE Silicon (275-300 micron)
till Pyrex and strip resist

PECVD Silicon nitride (3000A)

Spin photoresist S1813

Pattern S1813 and RIE Silicon nitride

Isotropic etching of Silicon or DRIE

Mask 2

Silicon

Photo Resist

Pyrex

Silicon wafer
with structure

Silicon dioxide

Strip photoresist, strip Silicon
nitride and silicon dioxide

Eutectic bonding to the
active device

Figure 5.7: Cross sectional process flow for bulk release method
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5.9 Bonding and Dicing Method
This method is based on the results obtained after KOH etching of <110> silicon. It
employed two <110> silicon and two Pyrex wafers. As a masking layer, silicon nitride is to be
deposited using PECVD and then patterned by RIE. The wafers are then subjected to KOH
etching, and all the exposed silicon will be etched up to Pyrex. Then one of the wafers containing
the vertical structures is to be diced to make room for the second vertical mirror. It is then bonded
to the active structure using eutectic bonding. The Pyrex wafer will be etched away using either
HF vapor or by immersing it into HF. After the Pyrex is sacrificed, the next step was to bond the
other wafer to the active device. This is a two-step eutectic bonding to the active device. The
detailed process flow for illustrating the process is sketched in Figure 5.8 and 5.9.
The step by step description of the process flow is listed as such:
a. Anodic bonding is performed on two <110> silicon wafers.
b. PECVD nitride (3000A) is deposited on both the wafers to act as a masking layer for wet
etching a vertical mirror surface.
c. Wafer#1 is patterned using the structure shown in mask 1, and wafer#2 is patterned using
the structure shown in mask 2. Silicon nitride is then etched by RIE procedure.
d. Both the wafers are subjected to KOH etching until they etched all the way to the Pyrex.
e. Wafer#1 will be diced to create a trench in the silicon and then eutectically bonded on the
wafer containing active structures. The bonded Pyrex is then etched away by HF vapor.
f.

Wafer#2 will be directly eutectically bonded on the active structure. As wafer#1 was
diced, it created a trench for wafer#2 to bond. This completes the fabrication structure for
active CCR.
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Anodic bonding of Silicon <110> wafer
and Pyrex (7740), PECVD nitride
(3000A)

Pattern Photoresist using Mask 1 on
wafer # 1, RIE silicon nitride
Mask For wafer # 1
KOH etching till Pyrex

Dicing the Vertical Mirrors

Eutectic bonding on Active device

Pyrex wafer scarified

Anodic bonding of <110> Silicon wafer
and Pyrex (7740), PECVD Silicon
nitride (3000A)

Pattern Photoresist using Mask # 2,
RIE Silicon nitride
Mask for Wafer # 2
KOH (45%w/w) etching of
Silicon at 80ºC

Silicon

Photo Resist

Pyrex

Silicon wafer
with structure

Silicon dioxide

Strip PR, Strip nitride Eutectic
bonding with wafer having active
device

Figure 5.8: Cross sectional process flow for bonding and dicing method
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Figure 5.9: Step by step process of bonding and dicing method
5.10 CCR Vertical Mirror Fabrication Mask
A mask was designed in Coventorware software to form both single and arrays of CCRs
by bonding the vertical mirrors to active structures fabricated in PolyMEMS and NitrideMEMS
using the three methods devised. For PolyMEMS, the dimension for vertical mirrors was
1510x1410x150 microns. For NitrideMEMS, the dimension was 1884x1220x150 microns.
The DRIE method is a single mask process. Structures for both PolyMEMS and
NitrideMEMS oriented at 0º and 45º to the wafer flat were incorporated. In DRIE process, wet
etching improved the surface roughness of the mirrors. When the < 100> wafer was oriented 45º,
all the etched mirror surfaces were of identical orientation. Thus, the etching was equal in all
directions. As the process flow for bonding and dicing method suggested, two separate wafers
were required for this process. Alignment of the features during wafer processing was not a
critical issue for this process except during bonding. Therefore, structures designed for this
process were located at various places on the mask. The bulk release method is a two mask
process. It was required that the two masks be aligned properly. Therefore, layers 1 and 2 were
symmetric about the center of the mask. They were rotated 180º to facilitate alignment for the
bulk etch processing step. Apart from this, the mask contained alignment marks and several test
structures. The layout of the mask is shown in Figure 5.10.
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DRIE method
structures at 0º
with frame

DRIE method
structures at 45º
with frame

Bonding and
dicing
method
structures

Bonding and
dicing
method
structures

Bulk release
method structures
(maks1)

Bulk release
method
structures
(mask2)

Figure 5.10: Coventorware layout of CCR vertical mirror mask
5.11 Results Obtained
N type <100> 500 micron thick single side silicon wafers were processed using the DRIE
method. The SEM of the results obtained after the DRIE process is shown in Figure 5.11. As
expected, structures that had high loading effect (i.e. slow silicon etch) also had greater
undercutting as compared to the ones with less loading effect. Figure 5.11(a) is a 135 micron
wide structure; the etch depth was 227.18 microns with measured undercutting of 19.87 microns.
Figure 5.11(b) is a 150 micron wide structure showing an etch depth of 242.26 microns. The
longer side revealed an undercutting of 11.6 microns. The undercutting on all the four sides on
these structures was not calculated. The undercutting on the smaller side that has the least silicon
to etch appeared more vertical. Although being subjected to DRIE, the wafer surface still
appeared fairly reflective. The structure thus formed was a passive CCR with vertical
misalignment of approximately five degrees.
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(a)

(b)

Figure 5.11: SEM image of vertical mirror for DRIE method (a) 135 microns wide structure
(b) 150 microns wide structure
Bulk release method required that vertical trenches be formed using mask1. For this
reason, DRIE characterization was performed using N type <100> 500 micron thick wafers.
Experiments were enacted to characterize the DRIE processing by varying the exposed
area on the mask. The bulk release method was followed on the wafer that produced vertical
structures after DRIE. Figure 5.12 (a) illustrates the SEM of the structures, which were 50
microns wide and 235 microns deep with a much improved (compared to the single step DRIE
method) etch angle of 89.66º. Figure 5.12 (b) shows the profile at the bottom of the trenches
displaying the moderate surface roughness after DRIE.
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(a)

(b)

Figure 5.12: SEM image of side view of bulk release method structures (a) Side view of trenched
formed after DRIE (b) Magnified image of bottom of trench
One main advantage of the DRIE is its simplicity. A hermetic seal can be easily included
around the CCR. Apart from that the process can be made more flexible since silicon dioxide and
PR were both used as a masking layer. DRIE process is a function of various parameters and it is
extremely challenging to achieve perfect vertical structures with a large etch area. Surface
roughness is an important issue with DRIE process. The etched structures shown in Figure 5.5
have surface roughness in the orders of microns, unacceptable for optical sensors.
Since bonding and dicing method involves wet etchants, the surface obtained is smooth
and the aspect ratio achieved is high. However the process is extremely complex and involves
twice the number of wafers as compared to other processes. Undercutting at the ends of the
vertical mirrors will also occur in bonding and dicing method thus the mirrors formed will not be
of desired dimensions, though that has been accounted for during mask design.
The bulk release method is a complex method for fabricating vertical mirrors as
compared to DRIE method. Spinning photoresist in the deep trenches formed and then
performing photolithography on them is challenging. Since this method involves DRIE surface
roughness is also an issue. However with bulk release method structures of various geometries on
a single wafer can be formed and a high aspect ratio can be achieved as shown in figure 5.12.
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Of all the three fabrication method discussed above, bulk release method could be
preferred over the other two methods due to the following advantages: formation of high aspect
ratio structures using DRIE, economical and stable since single bonding step with active device.
A hermetic seal for the individual or an array of CCR can be formed using this method.
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CHAPTER 6
CONCLUSIONS AND FUTURE WORK
6.1

Conclusions
The novel concept of interfacing a sensor with PDA was successfully implemented. The

generic motherboard designed was capable of interfacing sensors housed in the daughterboard
with the PDA. The sensors under study included thermally regulating fluorometer based
biosensor and optical based CCR. The motherboard incorporated the following features:
a. Low power consumption during operations( 70mW)
b. Analog to Digital conversion of the signals from the sensors with a 16 bit resolution
c. Two programmable clock oscillators capable of sending signals up to 27.6MHz
d. Constant voltage supply to the components on the board (3.3V)
e. Reprogrammable and low power consumption Xilinx CPLD for implementing logic
designs
f.

Daughterboard interface through three 40 pin connectors

g.

On board JTAG programming

h.

Indicator LEDs

The motherboard was capable of generating high voltage signals (3-28V) however the
power required by fluorometer was enormous (9W maximum). The additional battery board was
developed for the above purpose which was compatible with the motherboard designed.
The heated fluorometer was designed to perform and detect real time NASBA. An
increase in fluorescence over time determined whether the target RNA was present in the sample.
NASBA experiments were performed on the Florida Red tide organisms K. brevis and an increase
in fluorescence signal was observed on the PDA. The amplification of the target RNA in the
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sample was confirmed by gel analysis of the solution. Experimental runs were also performed
using negative NASBA solution and water. A constant fluorescence signal was observed on the
PDA as expected since no amplification was occurring in the solution. The experimental results
demonstrate that the developed unit represents a prototype for a field able version of the
fluorometer. This can be explored further to develop an enhanced automated version assisting the
scientists to study the response of the target RNA on the field.
The sensor board was developed for electrostatically actuating MEMS based CCR.
Further work was conducted towards fabricating the vertical mirrors of CCR. Features were
designed in the etch mask to comprehend dry and wet etching in silicon. Subsequent to this stage,
three process flows and a mask were designed to fabricate the vertical mirrors and eventually
bond them to the active device. Experiments were performed and an etch angle of 89.66º was
obtained while characterizing DRIE process for bulk release method. This angle is sufficient for
CCR operation.
Though the Handspring Visor exhibits many features however its compatibility with
windows is limited. Downloading data from PDA stored in a user created database is complex
since it requires use of conduits which are difficult to implement. Also Handspring Visor Prism is
not being produced any more. However Handspring encourages manufacture of Visor Prism in
bulk. Though the springboard offers an efficient and powerful interface, it is not the standard
interface medium. Communication for most PDA’s is achieved by serial mode of data transfer.
The main advantage that the springboard has over its counter parts is that it employs parallel
mode of communication which is faster. Recently, National Instruments has developed Labview
software for PDA which would facilitate development of application on the PDA.
6.2

Future Work
Future work would focus on retrieving data stored on the PDA and enhancing the

fluorometer application. The data was stored in the Palm database format. A specific conduit
needs to be written to synchronize data between the PDA and the desktop. Improvement in the
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fluorometer application should be done to make the complete system more automated. The user
should be capable of calibrating the heater by changing the maximum and minimum temperature
values in a form. The user should also be able to scale the fluorescence plot since the increase in
fluorescence signal is small and the number of pixels on the PDA cannot accommodate this.
Alternately, to make the system more automated, the application could wait for an initial five
minutes; once the fluorescence value stabilized, the PDA should automatically scale the lower
and the higher fluorescence axis values. This will allow the end user to see the response more
clearly on the PDA than the current system where the increment in the fluorescence is only a
couple of pixels at the most. The integration time and the number of integrations were presently
fixed in future applications; the user should have an option of altering these values
Vertical mirror fabrication techniques have been discussed in Chapter Five. Expanded
research requires additional experiments to complete the fabrication of vertical mirrors. Bulk
release, bonding, and dicing methods appear promising for further research in this category. After
fabricating the vertical mirrors, one should include bonding to the active structure to complete the
fabrication of CCR. After fabricating the CCR, it needs to be packaged in a DIP to house it on the
daughterboard. The daughterboard will be connected to the motherboard and then interfaced with
the PDA, eventually completing the interface of the CCR with the PDA.
As the next step of research, the concept of interfacing the PDA to sensors could be
extended to various MEMS sensors such as a spectrometer, a mass ion trap, a pressure sensor,
and other similar devices. Eventually, several sensors could be integrated on a single PCB board
and subsequently interfaced with the PDA.
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Appendix A
Starting an Application in Codewarrior
Code for starting an application is shown below. The code is fairly generic and more information about the
starting code is given in [24] and [29].
Standard Starting Form
void* GetObjectPtr(UInt16 objectID) { // returns the pointer of the selected object
FormPtr frmP;
// form pointer
frmP = FrmGetActiveForm();
return FrmGetObjectPtr(frmP, FrmGetObjectIndex(frmP, objectID));}
Boolean AppHandleEvent(EventPtr eventP) {
UInt16 formId;
FormPtr frmP;
if (eventP->eType == frmLoadEvent) { // Load the form resources
formId = eventP->data.frmLoad.formID;
frmP = FrmInitForm(formId); // initialize the form
FrmSetActiveForm(frmP); // set the selected form as active form
switch (formId) {
// select the form from the case statement
case MainForm:
// if main form then set the event handler to the main form
FrmSetEventHandler(frmP, MainFormHandleEvent);
break; }
return true;}
return false;}
void AppEventLoop(void) {
// event loop to continue the program.
UInt16 error;
EventType event;
do {
EvtGetEvent(&event, evtWaitForever); //get the events from the user
if (! SysHandleEvent(&event))
// first system events
if (! MenuHandleEvent(0, &event, &error)) // second menu events
if (! AppHandleEvent(&event)) // finally application events
FrmDispatchEvent(&event);
} while (event.eType != appStopEvent);} // continue till no events
UInt32 StarterPalmMain(UInt16 launchcode, MemPtr cmdPBP, UInt16 launchFlags) {
Err error;
switch (launchcode) {
case sysAppLaunchCmdNormalLaunch:
// function to start the application
error = AppStart();
// if any error during starting do not continue
if (error) return error;
FrmGotoForm(MainForm);
// open the main form
AppEventLoop(); // continue the event loop where all function are define
error = AppStop();
if (error) return error;
break;
default:
break;}
return errNone;}
UInt32 PilotMain(UInt16 launchcode, MemPtr cmdPBP, UInt16 launchFlags) { // acts as main in C
return StarterPalmMain(launchcode, cmdPBP, launchFlags);
}
// launch parameters
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Appendix B
Application for Motherboard in Codewarrior
The application for motherboard has LED form to turn the LEDs on/off. It has the Power form to change the
output voltage. Optics form to receive data from the CPLD. The DoCommand function of all these forms are
given below:
LED form
Err FindAndON1(UInt16 checkBox) { // function to find the LED and turn on
Int16 checked;
Err error = errNone;
UInt32 TON;
checked = CtlGetValue(GetObjectPtr(checkBox)); // Find LED 1
if (checked) {
TON = 0x29000004;
*(UInt32 *)TON = 0x00010000; // Turn on LED 1
}
return error;
}
Err FindAndON2(UInt16 checkBox) { // function to find the LED and turn on
Int16 checked;
Err error = errNone;
UInt32 TON;
checked = CtlGetValue(GetObjectPtr(checkBox)); // Find LED 2
if (checked) {
TON = 0x29000004;
*(UInt32 *)TON = 0x00020000; // Turn on LED2
}
return error;
}
Err FindAndON3(UInt16 checkBox) { // function to find the LED and turn on
Int16 checked;
Err error = errNone;
UInt32 TON;
checked = CtlGetValue(GetObjectPtr(checkBox)); // Find LED 3
if (checked) {
TON = 0x29000004;
*(UInt32 *)TON = 0x00040000;
// Turn on LED3
}
return error;
}
Err FindAndON4(UInt16 checkBox) { // function to find the LED and turn on
Int16 checked;
Err error = errNone;
UInt32 TON;
checked = CtlGetValue(GetObjectPtr(checkBox));
// Find LED 4
if (checked) {
TON = 0x29000004;
*(UInt32 *)TON = 0x00080000;
// Turn on LED4
}
return error;
}
Err FindAndON5(UInt16 checkBox) { // function to find the LED and turn on
Int16 checked;
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Err error = errNone;
UInt32 TON;
checked = CtlGetValue(GetObjectPtr(checkBox));
// Find LED 5
if (checked) {
TON = 0x29000004;
*(UInt32 *)TON = 0x000A0000; // Turn on LED 5
}

return error;
}
Err OnFromDatabase(void) { // to find which LED are selected to turn on
Err error = errNone;
UInt16 i;
for (i = 0; i < 5; i++) {
switch (i) {
case 0:
error = FindAndON1(LEDLedcheckboxLed1Checkbox);
break;
case 1:
error = FindAndON2(LEDLedcheckboxLed2Checkbox);
break;
case 2:
error = FindAndON3(LEDLedcheckboxLed3Checkbox);
break;
case 3:
error = FindAndON4(LEDLedcheckboxLed4Checkbox);
break;
case 4:
error = FindAndON5(LEDLedcheckboxLed5Checkbox);
break;
}
if (error)
}
return error;

return error;

}
Boolean LEDFormDoCommand(UInt16 command) // do command for LED form
{
Boolean handled = false;
Err error;
switch (command) {
case LEDLedButtonONButton:
error = OnFromDatabase(); // function to turn on the LED
if (error == errNone)
FrmAlert(LedONAlert); // alert if no error and LED turned on
handled = true;
break;
case LEDLEDButtonBackButton:
FrmGotoForm (MainForm); //back to main form
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handled = true;
break;
default:
}

break;

return handled; // return to the main form
Power Form

Boolean PowerCCRFormDoCommand(UInt16 command)
{
Boolean handled = false;
FieldType *fldP = GetObjectPtr(PowerCCRPowerCCRFieldField);
UInt32 Hvar;
char* volts;
int volt;
UInt32 final_volt= 0x00000000, final_volt1= 0x00000000;
switch (command) {
case PowerCCRPowerCCRButton:
FldGrabFocus(fldP);
// grab focus of the field to insert data
volts = FldGetTextPtr (fldP);
volt = atoi(volts);
// string to integer conversion
final_volt1 = volt/2;
// required PWM
final_volt= final_volt + final_volt1;
final_volt = final_volt << 16; // shift data by 16 bit to write to appropriate address
Hvar = 0x29000014;
*(UInt32*)Hvar = 0x01000000; //to reset the counter
Hvar = 0x29000014;
*(UInt32*)Hvar = 0x00000000; // to get back to normal
Hvar = 0x29000014;
*(UInt32 *)Hvar =final_volt; // to give PWM
FrmGotoForm (MainForm);
handled = true;
break;
default:
break;
}
return handled;
}
Optical form
Boolean OpticalFormDoCommand(UInt16 command)
{
Boolean handled = false;
FieldType *fldP1 = GetObjectPtr(OpticalOCFieldField);
UInt32 RecData,Wdata;
char *read1;
switch (command) {
case OpticalOCReceiveButton:
Wdata = 0x2900001C;
RecData = *(UInt32*)Wdata; // read data
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RecData = RecData >> 16; // shift to get it in appropriate format
read1 = MemPtrNew(32); // initalise
*StrIToA (read1,C);
// convert integer to string
FldGrabFocus(fldP1);
FldInsert(fldP1,read1, StrLen(read1)); // insert it in the field
MemPtrFree(read1);
handled = true;
break;
case OpticalOCBackButton:
FrmGotoForm (MainForm);
handled = true;
break;
default:

}

}
return handled;

// get back to main form

break;
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Appendix C
Schematic of the Motherboard

Figure C.1: Schematic of the motherboard
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Appendix D
CPLD Design of the Motherboard

Figure D.1: CPLD design of the motherboard
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Appendix E
Schematic of the Fluorometer Board

Figure E.1: Schematic of the fluorometer board
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Appendix F
CPLD Design of the Fluorometer Board

Figure F.1: CPLD design of the fluorometer board
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